[352] | 1 | /*******************************************************************************
|
---|
| 2 | * DISCLAIMER
|
---|
| 3 | * This software is supplied by Renesas Electronics Corporation and is only
|
---|
| 4 | * intended for use with Renesas products. No other uses are authorized. This
|
---|
| 5 | * software is owned by Renesas Electronics Corporation and is protected under
|
---|
| 6 | * all applicable laws, including copyright laws.
|
---|
| 7 | * THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES REGARDING
|
---|
| 8 | * THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT
|
---|
| 9 | * LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE
|
---|
| 10 | * AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.
|
---|
| 11 | * TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS
|
---|
| 12 | * ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE
|
---|
| 13 | * FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR
|
---|
| 14 | * ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS AFFILIATES HAVE
|
---|
| 15 | * BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
|
---|
| 16 | * Renesas reserves the right, without notice, to make changes to this software
|
---|
| 17 | * and to discontinue the availability of this software. By using this software,
|
---|
| 18 | * you agree to the additional terms and conditions found by accessing the
|
---|
| 19 | * following link:
|
---|
| 20 | * http://www.renesas.com/disclaimer*
|
---|
| 21 | * Copyright (C) 2013-2014 Renesas Electronics Corporation. All rights reserved.
|
---|
| 22 | *******************************************************************************/
|
---|
| 23 | /*******************************************************************************
|
---|
| 24 | * File Name : scif_iodefine.h
|
---|
| 25 | * $Rev: $
|
---|
| 26 | * $Date:: $
|
---|
| 27 | * Description : Definition of I/O Register (V1.00a)
|
---|
| 28 | ******************************************************************************/
|
---|
| 29 | #ifndef SCIF_IODEFINE_H
|
---|
| 30 | #define SCIF_IODEFINE_H
|
---|
| 31 | /* ->QAC 0857 : Over 1024 #define (C90) */
|
---|
| 32 | /* ->SEC M1.10.1 : Not magic number */
|
---|
| 33 |
|
---|
| 34 | struct st_scif
|
---|
| 35 | { /* SCIF */
|
---|
| 36 | volatile uint16_t SCSMR; /* SCSMR */
|
---|
| 37 | volatile uint8_t dummy1[2]; /* */
|
---|
| 38 | volatile uint8_t SCBRR; /* SCBRR */
|
---|
| 39 | volatile uint8_t dummy2[3]; /* */
|
---|
| 40 | volatile uint16_t SCSCR; /* SCSCR */
|
---|
| 41 | volatile uint8_t dummy3[2]; /* */
|
---|
| 42 | volatile uint8_t SCFTDR; /* SCFTDR */
|
---|
| 43 | volatile uint8_t dummy4[3]; /* */
|
---|
| 44 | volatile uint16_t SCFSR; /* SCFSR */
|
---|
| 45 | volatile uint8_t dummy5[2]; /* */
|
---|
| 46 | volatile uint8_t SCFRDR; /* SCFRDR */
|
---|
| 47 | volatile uint8_t dummy6[3]; /* */
|
---|
| 48 | volatile uint16_t SCFCR; /* SCFCR */
|
---|
| 49 | volatile uint8_t dummy7[2]; /* */
|
---|
| 50 | volatile uint16_t SCFDR; /* SCFDR */
|
---|
| 51 | volatile uint8_t dummy8[2]; /* */
|
---|
| 52 | volatile uint16_t SCSPTR; /* SCSPTR */
|
---|
| 53 | volatile uint8_t dummy9[2]; /* */
|
---|
| 54 | volatile uint16_t SCLSR; /* SCLSR */
|
---|
| 55 | volatile uint8_t dummy10[2]; /* */
|
---|
| 56 | volatile uint16_t SCEMR; /* SCEMR */
|
---|
| 57 | };
|
---|
| 58 |
|
---|
| 59 |
|
---|
| 60 | #define SCIF0 (*(struct st_scif *)0xE8007000uL) /* SCIF0 */
|
---|
| 61 | #define SCIF1 (*(struct st_scif *)0xE8007800uL) /* SCIF1 */
|
---|
| 62 | #define SCIF2 (*(struct st_scif *)0xE8008000uL) /* SCIF2 */
|
---|
| 63 | #define SCIF3 (*(struct st_scif *)0xE8008800uL) /* SCIF3 */
|
---|
| 64 | #define SCIF4 (*(struct st_scif *)0xE8009000uL) /* SCIF4 */
|
---|
| 65 | #define SCIF5 (*(struct st_scif *)0xE8009800uL) /* SCIF5 */
|
---|
| 66 | #define SCIF6 (*(struct st_scif *)0xE800A000uL) /* SCIF6 */
|
---|
| 67 | #define SCIF7 (*(struct st_scif *)0xE800A800uL) /* SCIF7 */
|
---|
| 68 |
|
---|
| 69 | #define P_SCIF0 (0xE8007000uL) /* SCIF0 */
|
---|
| 70 | #define P_SCIF1 (0xE8007800uL) /* SCIF1 */
|
---|
| 71 | #define P_SCIF2 (0xE8008000uL) /* SCIF2 */
|
---|
| 72 | #define P_SCIF3 (0xE8008800uL) /* SCIF3 */
|
---|
| 73 | #define P_SCIF4 (0xE8009000uL) /* SCIF4 */
|
---|
| 74 | #define P_SCIF5 (0xE8009800uL) /* SCIF5 */
|
---|
| 75 | #define P_SCIF6 (0xE800A000uL) /* SCIF6 */
|
---|
| 76 | #define P_SCIF7 (0xE800A800uL) /* SCIF7 */
|
---|
| 77 |
|
---|
| 78 |
|
---|
| 79 | /* Start of channnel array defines of SCIF */
|
---|
| 80 |
|
---|
| 81 | /* Channnel array defines of SCIF */
|
---|
| 82 | /*(Sample) value = SCIF[ channel ]->SCSMR; */
|
---|
| 83 | #define SCIF_COUNT 8
|
---|
| 84 | #define SCIF_ADDRESS_LIST \
|
---|
| 85 | { /* ->MISRA 11.3 */ /* ->SEC R2.7.1 */ \
|
---|
| 86 | &SCIF0, &SCIF1, &SCIF2, &SCIF3, &SCIF4, &SCIF5, &SCIF6, &SCIF7 \
|
---|
| 87 | } /* <-MISRA 11.3 */ /* <-SEC R2.7.1 */ /* { } is for MISRA 19.4 */
|
---|
| 88 |
|
---|
| 89 | /* End of channnel array defines of SCIF */
|
---|
| 90 |
|
---|
| 91 |
|
---|
| 92 | #define SCSMR_0 SCIF0.SCSMR
|
---|
| 93 | #define SCBRR_0 SCIF0.SCBRR
|
---|
| 94 | #define SCSCR_0 SCIF0.SCSCR
|
---|
| 95 | #define SCFTDR_0 SCIF0.SCFTDR
|
---|
| 96 | #define SCFSR_0 SCIF0.SCFSR
|
---|
| 97 | #define SCFRDR_0 SCIF0.SCFRDR
|
---|
| 98 | #define SCFCR_0 SCIF0.SCFCR
|
---|
| 99 | #define SCFDR_0 SCIF0.SCFDR
|
---|
| 100 | #define SCSPTR_0 SCIF0.SCSPTR
|
---|
| 101 | #define SCLSR_0 SCIF0.SCLSR
|
---|
| 102 | #define SCEMR_0 SCIF0.SCEMR
|
---|
| 103 | #define SCSMR_1 SCIF1.SCSMR
|
---|
| 104 | #define SCBRR_1 SCIF1.SCBRR
|
---|
| 105 | #define SCSCR_1 SCIF1.SCSCR
|
---|
| 106 | #define SCFTDR_1 SCIF1.SCFTDR
|
---|
| 107 | #define SCFSR_1 SCIF1.SCFSR
|
---|
| 108 | #define SCFRDR_1 SCIF1.SCFRDR
|
---|
| 109 | #define SCFCR_1 SCIF1.SCFCR
|
---|
| 110 | #define SCFDR_1 SCIF1.SCFDR
|
---|
| 111 | #define SCSPTR_1 SCIF1.SCSPTR
|
---|
| 112 | #define SCLSR_1 SCIF1.SCLSR
|
---|
| 113 | #define SCEMR_1 SCIF1.SCEMR
|
---|
| 114 | #define SCSMR_2 SCIF2.SCSMR
|
---|
| 115 | #define SCBRR_2 SCIF2.SCBRR
|
---|
| 116 | #define SCSCR_2 SCIF2.SCSCR
|
---|
| 117 | #define SCFTDR_2 SCIF2.SCFTDR
|
---|
| 118 | #define SCFSR_2 SCIF2.SCFSR
|
---|
| 119 | #define SCFRDR_2 SCIF2.SCFRDR
|
---|
| 120 | #define SCFCR_2 SCIF2.SCFCR
|
---|
| 121 | #define SCFDR_2 SCIF2.SCFDR
|
---|
| 122 | #define SCSPTR_2 SCIF2.SCSPTR
|
---|
| 123 | #define SCLSR_2 SCIF2.SCLSR
|
---|
| 124 | #define SCEMR_2 SCIF2.SCEMR
|
---|
| 125 | #define SCSMR_3 SCIF3.SCSMR
|
---|
| 126 | #define SCBRR_3 SCIF3.SCBRR
|
---|
| 127 | #define SCSCR_3 SCIF3.SCSCR
|
---|
| 128 | #define SCFTDR_3 SCIF3.SCFTDR
|
---|
| 129 | #define SCFSR_3 SCIF3.SCFSR
|
---|
| 130 | #define SCFRDR_3 SCIF3.SCFRDR
|
---|
| 131 | #define SCFCR_3 SCIF3.SCFCR
|
---|
| 132 | #define SCFDR_3 SCIF3.SCFDR
|
---|
| 133 | #define SCSPTR_3 SCIF3.SCSPTR
|
---|
| 134 | #define SCLSR_3 SCIF3.SCLSR
|
---|
| 135 | #define SCEMR_3 SCIF3.SCEMR
|
---|
| 136 | #define SCSMR_4 SCIF4.SCSMR
|
---|
| 137 | #define SCBRR_4 SCIF4.SCBRR
|
---|
| 138 | #define SCSCR_4 SCIF4.SCSCR
|
---|
| 139 | #define SCFTDR_4 SCIF4.SCFTDR
|
---|
| 140 | #define SCFSR_4 SCIF4.SCFSR
|
---|
| 141 | #define SCFRDR_4 SCIF4.SCFRDR
|
---|
| 142 | #define SCFCR_4 SCIF4.SCFCR
|
---|
| 143 | #define SCFDR_4 SCIF4.SCFDR
|
---|
| 144 | #define SCSPTR_4 SCIF4.SCSPTR
|
---|
| 145 | #define SCLSR_4 SCIF4.SCLSR
|
---|
| 146 | #define SCEMR_4 SCIF4.SCEMR
|
---|
| 147 | #define SCSMR_5 SCIF5.SCSMR
|
---|
| 148 | #define SCBRR_5 SCIF5.SCBRR
|
---|
| 149 | #define SCSCR_5 SCIF5.SCSCR
|
---|
| 150 | #define SCFTDR_5 SCIF5.SCFTDR
|
---|
| 151 | #define SCFSR_5 SCIF5.SCFSR
|
---|
| 152 | #define SCFRDR_5 SCIF5.SCFRDR
|
---|
| 153 | #define SCFCR_5 SCIF5.SCFCR
|
---|
| 154 | #define SCFDR_5 SCIF5.SCFDR
|
---|
| 155 | #define SCSPTR_5 SCIF5.SCSPTR
|
---|
| 156 | #define SCLSR_5 SCIF5.SCLSR
|
---|
| 157 | #define SCEMR_5 SCIF5.SCEMR
|
---|
| 158 | #define SCSMR_6 SCIF6.SCSMR
|
---|
| 159 | #define SCBRR_6 SCIF6.SCBRR
|
---|
| 160 | #define SCSCR_6 SCIF6.SCSCR
|
---|
| 161 | #define SCFTDR_6 SCIF6.SCFTDR
|
---|
| 162 | #define SCFSR_6 SCIF6.SCFSR
|
---|
| 163 | #define SCFRDR_6 SCIF6.SCFRDR
|
---|
| 164 | #define SCFCR_6 SCIF6.SCFCR
|
---|
| 165 | #define SCFDR_6 SCIF6.SCFDR
|
---|
| 166 | #define SCSPTR_6 SCIF6.SCSPTR
|
---|
| 167 | #define SCLSR_6 SCIF6.SCLSR
|
---|
| 168 | #define SCEMR_6 SCIF6.SCEMR
|
---|
| 169 | #define SCSMR_7 SCIF7.SCSMR
|
---|
| 170 | #define SCBRR_7 SCIF7.SCBRR
|
---|
| 171 | #define SCSCR_7 SCIF7.SCSCR
|
---|
| 172 | #define SCFTDR_7 SCIF7.SCFTDR
|
---|
| 173 | #define SCFSR_7 SCIF7.SCFSR
|
---|
| 174 | #define SCFRDR_7 SCIF7.SCFRDR
|
---|
| 175 | #define SCFCR_7 SCIF7.SCFCR
|
---|
| 176 | #define SCFDR_7 SCIF7.SCFDR
|
---|
| 177 | #define SCSPTR_7 SCIF7.SCSPTR
|
---|
| 178 | #define SCLSR_7 SCIF7.SCLSR
|
---|
| 179 | #define SCEMR_7 SCIF7.SCEMR
|
---|
| 180 | /* <-SEC M1.10.1 */
|
---|
| 181 | /* <-QAC 0857 */
|
---|
| 182 | #endif
|
---|