source: asp3_tinet_ecnl_arm/trunk/asp3_dcre/mbed/targets/TARGET_RENESAS/TARGET_RZA1XX/TARGET_RZ_A1H/device/inc/iodefines/mtu2_iodefine.h@ 374

Last change on this file since 374 was 374, checked in by coas-nagasima, 5 years ago

mbed関連を更新
シリアルドライバをmbedのHALを使うよう変更
ファイルディスクリプタの処理を更新
  • Property svn:eol-style set to native
  • Property svn:mime-type set to text/x-chdr;charset=UTF-8
File size: 12.8 KB
Line 
1/*******************************************************************************
2* DISCLAIMER
3* This software is supplied by Renesas Electronics Corporation and is only
4* intended for use with Renesas products. No other uses are authorized. This
5* software is owned by Renesas Electronics Corporation and is protected under
6* all applicable laws, including copyright laws.
7* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES REGARDING
8* THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT
9* LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE
10* AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.
11* TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS
12* ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE
13* FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR
14* ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS AFFILIATES HAVE
15* BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
16* Renesas reserves the right, without notice, to make changes to this software
17* and to discontinue the availability of this software. By using this software,
18* you agree to the additional terms and conditions found by accessing the
19* following link:
20* http://www.renesas.com/disclaimer*
21* Copyright (C) 2013-2015 Renesas Electronics Corporation. All rights reserved.
22*******************************************************************************/
23/*******************************************************************************
24* File Name : mtu2_iodefine.h
25* $Rev: $
26* $Date:: $
27* Description : Definition of I/O Register for RZ/A1H,M (V2.00h)
28******************************************************************************/
29#ifndef MTU2_IODEFINE_H
30#define MTU2_IODEFINE_H
31/* ->QAC 0639 : Over 127 members (C90) */
32/* ->QAC 0857 : Over 1024 #define (C90) */
33/* ->MISRA 18.4 : Pack unpack union */ /* ->SEC M1.6.2 */
34/* ->SEC M1.10.1 : Not magic number */
35
36#define MTU2 (*(struct st_mtu2 *)0xFCFF0000uL) /* MTU2 */
37
38
39#define MTU2TCR_2 (MTU2.TCR_2)
40#define MTU2TMDR_2 (MTU2.TMDR_2)
41#define MTU2TIOR_2 (MTU2.TIOR_2)
42#define MTU2TIER_2 (MTU2.TIER_2)
43#define MTU2TSR_2 (MTU2.TSR_2)
44#define MTU2TCNT_2 (MTU2.TCNT_2)
45#define MTU2TGRA_2 (MTU2.TGRA_2)
46#define MTU2TGRB_2 (MTU2.TGRB_2)
47#define MTU2TCR_3 (MTU2.TCR_3)
48#define MTU2TCR_4 (MTU2.TCR_4)
49#define MTU2TMDR_3 (MTU2.TMDR_3)
50#define MTU2TMDR_4 (MTU2.TMDR_4)
51#define MTU2TIORH_3 (MTU2.TIORH_3)
52#define MTU2TIORL_3 (MTU2.TIORL_3)
53#define MTU2TIORH_4 (MTU2.TIORH_4)
54#define MTU2TIORL_4 (MTU2.TIORL_4)
55#define MTU2TIER_3 (MTU2.TIER_3)
56#define MTU2TIER_4 (MTU2.TIER_4)
57#define MTU2TOER (MTU2.TOER)
58#define MTU2TGCR (MTU2.TGCR)
59#define MTU2TOCR1 (MTU2.TOCR1)
60#define MTU2TOCR2 (MTU2.TOCR2)
61#define MTU2TCNT_3 (MTU2.TCNT_3)
62#define MTU2TCNT_4 (MTU2.TCNT_4)
63#define MTU2TCDR (MTU2.TCDR)
64#define MTU2TDDR (MTU2.TDDR)
65#define MTU2TGRA_3 (MTU2.TGRA_3)
66#define MTU2TGRB_3 (MTU2.TGRB_3)
67#define MTU2TGRA_4 (MTU2.TGRA_4)
68#define MTU2TGRB_4 (MTU2.TGRB_4)
69#define MTU2TCNTS (MTU2.TCNTS)
70#define MTU2TCBR (MTU2.TCBR)
71#define MTU2TGRC_3 (MTU2.TGRC_3)
72#define MTU2TGRD_3 (MTU2.TGRD_3)
73#define MTU2TGRC_4 (MTU2.TGRC_4)
74#define MTU2TGRD_4 (MTU2.TGRD_4)
75#define MTU2TSR_3 (MTU2.TSR_3)
76#define MTU2TSR_4 (MTU2.TSR_4)
77#define MTU2TITCR (MTU2.TITCR)
78#define MTU2TITCNT (MTU2.TITCNT)
79#define MTU2TBTER (MTU2.TBTER)
80#define MTU2TDER (MTU2.TDER)
81#define MTU2TOLBR (MTU2.TOLBR)
82#define MTU2TBTM_3 (MTU2.TBTM_3)
83#define MTU2TBTM_4 (MTU2.TBTM_4)
84#define MTU2TADCR (MTU2.TADCR)
85#define MTU2TADCORA_4 (MTU2.TADCORA_4)
86#define MTU2TADCORB_4 (MTU2.TADCORB_4)
87#define MTU2TADCOBRA_4 (MTU2.TADCOBRA_4)
88#define MTU2TADCOBRB_4 (MTU2.TADCOBRB_4)
89#define MTU2TWCR (MTU2.TWCR)
90#define MTU2TSTR (MTU2.TSTR)
91#define MTU2TSYR (MTU2.TSYR)
92#define MTU2TRWER (MTU2.TRWER)
93#define MTU2TCR_0 (MTU2.TCR_0)
94#define MTU2TMDR_0 (MTU2.TMDR_0)
95#define MTU2TIORH_0 (MTU2.TIORH_0)
96#define MTU2TIORL_0 (MTU2.TIORL_0)
97#define MTU2TIER_0 (MTU2.TIER_0)
98#define MTU2TSR_0 (MTU2.TSR_0)
99#define MTU2TCNT_0 (MTU2.TCNT_0)
100#define MTU2TGRA_0 (MTU2.TGRA_0)
101#define MTU2TGRB_0 (MTU2.TGRB_0)
102#define MTU2TGRC_0 (MTU2.TGRC_0)
103#define MTU2TGRD_0 (MTU2.TGRD_0)
104#define MTU2TGRE_0 (MTU2.TGRE_0)
105#define MTU2TGRF_0 (MTU2.TGRF_0)
106#define MTU2TIER2_0 (MTU2.TIER2_0)
107#define MTU2TSR2_0 (MTU2.TSR2_0)
108#define MTU2TBTM_0 (MTU2.TBTM_0)
109#define MTU2TCR_1 (MTU2.TCR_1)
110#define MTU2TMDR_1 (MTU2.TMDR_1)
111#define MTU2TIOR_1 (MTU2.TIOR_1)
112#define MTU2TIER_1 (MTU2.TIER_1)
113#define MTU2TSR_1 (MTU2.TSR_1)
114#define MTU2TCNT_1 (MTU2.TCNT_1)
115#define MTU2TGRA_1 (MTU2.TGRA_1)
116#define MTU2TGRB_1 (MTU2.TGRB_1)
117#define MTU2TICCR (MTU2.TICCR)
118
119
120typedef struct st_mtu2
121{
122 /* MTU2 */
123 volatile uint8_t TCR_2; /* TCR_2 */
124 volatile uint8_t TMDR_2; /* TMDR_2 */
125 volatile uint8_t TIOR_2; /* TIOR_2 */
126 volatile uint8_t dummy520[1]; /* */
127 volatile uint8_t TIER_2; /* TIER_2 */
128 volatile uint8_t TSR_2; /* TSR_2 */
129 volatile uint16_t TCNT_2; /* TCNT_2 */
130 volatile uint16_t TGRA_2; /* TGRA_2 */
131 volatile uint16_t TGRB_2; /* TGRB_2 */
132 volatile uint8_t dummy521[500]; /* */
133 volatile uint8_t TCR_3; /* TCR_3 */
134 volatile uint8_t TCR_4; /* TCR_4 */
135 volatile uint8_t TMDR_3; /* TMDR_3 */
136 volatile uint8_t TMDR_4; /* TMDR_4 */
137 volatile uint8_t TIORH_3; /* TIORH_3 */
138 volatile uint8_t TIORL_3; /* TIORL_3 */
139 volatile uint8_t TIORH_4; /* TIORH_4 */
140 volatile uint8_t TIORL_4; /* TIORL_4 */
141 volatile uint8_t TIER_3; /* TIER_3 */
142 volatile uint8_t TIER_4; /* TIER_4 */
143 volatile uint8_t TOER; /* TOER */
144 volatile uint8_t dummy522[2]; /* */
145 volatile uint8_t TGCR; /* TGCR */
146 volatile uint8_t TOCR1; /* TOCR1 */
147 volatile uint8_t TOCR2; /* TOCR2 */
148 volatile uint16_t TCNT_3; /* TCNT_3 */
149 volatile uint16_t TCNT_4; /* TCNT_4 */
150 volatile uint16_t TCDR; /* TCDR */
151 volatile uint16_t TDDR; /* TDDR */
152 volatile uint16_t TGRA_3; /* TGRA_3 */
153 volatile uint16_t TGRB_3; /* TGRB_3 */
154 volatile uint16_t TGRA_4; /* TGRA_4 */
155 volatile uint16_t TGRB_4; /* TGRB_4 */
156 volatile uint16_t TCNTS; /* TCNTS */
157 volatile uint16_t TCBR; /* TCBR */
158 volatile uint16_t TGRC_3; /* TGRC_3 */
159 volatile uint16_t TGRD_3; /* TGRD_3 */
160 volatile uint16_t TGRC_4; /* TGRC_4 */
161 volatile uint16_t TGRD_4; /* TGRD_4 */
162 volatile uint8_t TSR_3; /* TSR_3 */
163 volatile uint8_t TSR_4; /* TSR_4 */
164 volatile uint8_t dummy523[2]; /* */
165 volatile uint8_t TITCR; /* TITCR */
166 volatile uint8_t TITCNT; /* TITCNT */
167 volatile uint8_t TBTER; /* TBTER */
168 volatile uint8_t dummy524[1]; /* */
169 volatile uint8_t TDER; /* TDER */
170 volatile uint8_t dummy525[1]; /* */
171 volatile uint8_t TOLBR; /* TOLBR */
172 volatile uint8_t dummy526[1]; /* */
173 volatile uint8_t TBTM_3; /* TBTM_3 */
174 volatile uint8_t TBTM_4; /* TBTM_4 */
175 volatile uint8_t dummy527[6]; /* */
176 volatile uint16_t TADCR; /* TADCR */
177 volatile uint8_t dummy528[2]; /* */
178 volatile uint16_t TADCORA_4; /* TADCORA_4 */
179 volatile uint16_t TADCORB_4; /* TADCORB_4 */
180 volatile uint16_t TADCOBRA_4; /* TADCOBRA_4 */
181 volatile uint16_t TADCOBRB_4; /* TADCOBRB_4 */
182 volatile uint8_t dummy529[20]; /* */
183 volatile uint8_t TWCR; /* TWCR */
184 volatile uint8_t dummy530[31]; /* */
185 volatile uint8_t TSTR; /* TSTR */
186 volatile uint8_t TSYR; /* TSYR */
187 volatile uint8_t dummy531[2]; /* */
188 volatile uint8_t TRWER; /* TRWER */
189 volatile uint8_t dummy532[123]; /* */
190 volatile uint8_t TCR_0; /* TCR_0 */
191 volatile uint8_t TMDR_0; /* TMDR_0 */
192 volatile uint8_t TIORH_0; /* TIORH_0 */
193 volatile uint8_t TIORL_0; /* TIORL_0 */
194 volatile uint8_t TIER_0; /* TIER_0 */
195 volatile uint8_t TSR_0; /* TSR_0 */
196 volatile uint16_t TCNT_0; /* TCNT_0 */
197 volatile uint16_t TGRA_0; /* TGRA_0 */
198 volatile uint16_t TGRB_0; /* TGRB_0 */
199 volatile uint16_t TGRC_0; /* TGRC_0 */
200 volatile uint16_t TGRD_0; /* TGRD_0 */
201 volatile uint8_t dummy533[16]; /* */
202 volatile uint16_t TGRE_0; /* TGRE_0 */
203 volatile uint16_t TGRF_0; /* TGRF_0 */
204 volatile uint8_t TIER2_0; /* TIER2_0 */
205 volatile uint8_t TSR2_0; /* TSR2_0 */
206 volatile uint8_t TBTM_0; /* TBTM_0 */
207 volatile uint8_t dummy534[89]; /* */
208 volatile uint8_t TCR_1; /* TCR_1 */
209 volatile uint8_t TMDR_1; /* TMDR_1 */
210 volatile uint8_t TIOR_1; /* TIOR_1 */
211 volatile uint8_t dummy535[1]; /* */
212 volatile uint8_t TIER_1; /* TIER_1 */
213 volatile uint8_t TSR_1; /* TSR_1 */
214 volatile uint16_t TCNT_1; /* TCNT_1 */
215 volatile uint16_t TGRA_1; /* TGRA_1 */
216 volatile uint16_t TGRB_1; /* TGRB_1 */
217 volatile uint8_t dummy536[4]; /* */
218 volatile uint8_t TICCR; /* TICCR */
219} r_io_mtu2_t;
220
221
222/* <-SEC M1.10.1 */
223/* <-MISRA 18.4 */ /* <-SEC M1.6.2 */
224/* <-QAC 0857 */
225/* <-QAC 0639 */
226#endif
Note: See TracBrowser for help on using the repository browser.