[363] | 1 | /*
|
---|
| 2 | * TOPPERS/JSP Kernel
|
---|
| 3 | * Toyohashi Open Platform for Embedded Real-Time Systems/
|
---|
| 4 | * Just Standard Profile Kernel
|
---|
| 5 | *
|
---|
| 6 | * Copyright (C) 2000-2003 by Embedded and Real-Time Systems Laboratory
|
---|
| 7 | * Toyohashi Univ. of Technology, JAPAN
|
---|
| 8 | * 2003 by Advanced Data Controls, Corp
|
---|
| 9 | *
|
---|
| 10 | * ä¸è¨èä½æ¨©è
|
---|
| 11 | ã¯ï¼ä»¥ä¸ã® (1)ã(4) ã®æ¡ä»¶ãï¼Free Software Foundation
|
---|
| 12 | * ã«ãã£ã¦å
|
---|
| 13 | ¬è¡¨ããã¦ãã GNU General Public License ã® Version 2 ã«è¨
|
---|
| 14 | * è¿°ããã¦ããæ¡ä»¶ãæºããå ´åã«éãï¼æ¬ã½ããã¦ã§ã¢ï¼æ¬ã½ããã¦ã§ã¢
|
---|
| 15 | * ãæ¹å¤ãããã®ãå«ãï¼ä»¥ä¸åãï¼ã使ç¨ã»è¤è£½ã»æ¹å¤ã»åé
|
---|
| 16 | å¸ï¼ä»¥ä¸ï¼
|
---|
| 17 | * å©ç¨ã¨å¼ã¶ï¼ãããã¨ãç¡åã§è¨±è«¾ããï¼
|
---|
| 18 | * (1) æ¬ã½ããã¦ã§ã¢ãã½ã¼ã¹ã³ã¼ãã®å½¢ã§å©ç¨ããå ´åã«ã¯ï¼ä¸è¨ã®èä½
|
---|
| 19 | * 権表示ï¼ãã®å©ç¨æ¡ä»¶ããã³ä¸è¨ã®ç¡ä¿è¨¼è¦å®ãï¼ãã®ã¾ã¾ã®å½¢ã§ã½ã¼
|
---|
| 20 | * ã¹ã³ã¼ãä¸ã«å«ã¾ãã¦ãããã¨ï¼
|
---|
| 21 | * (2) æ¬ã½ããã¦ã§ã¢ãï¼ã©ã¤ãã©ãªå½¢å¼ãªã©ï¼ä»ã®ã½ããã¦ã§ã¢éçºã«ä½¿
|
---|
| 22 | * ç¨ã§ããå½¢ã§åé
|
---|
| 23 | å¸ããå ´åã«ã¯ï¼åé
|
---|
| 24 | å¸ã«ä¼´ãããã¥ã¡ã³ãï¼å©ç¨
|
---|
| 25 | * è
|
---|
| 26 | ããã¥ã¢ã«ãªã©ï¼ã«ï¼ä¸è¨ã®èä½æ¨©è¡¨ç¤ºï¼ãã®å©ç¨æ¡ä»¶ããã³ä¸è¨
|
---|
| 27 | * ã®ç¡ä¿è¨¼è¦å®ãæ²è¼ãããã¨ï¼
|
---|
| 28 | * (3) æ¬ã½ããã¦ã§ã¢ãï¼æ©å¨ã«çµã¿è¾¼ããªã©ï¼ä»ã®ã½ããã¦ã§ã¢éçºã«ä½¿
|
---|
| 29 | * ç¨ã§ããªãå½¢ã§åé
|
---|
| 30 | å¸ããå ´åã«ã¯ï¼æ¬¡ã®ããããã®æ¡ä»¶ãæºããã
|
---|
| 31 | * ã¨ï¼
|
---|
| 32 | * (a) åé
|
---|
| 33 | å¸ã«ä¼´ãããã¥ã¡ã³ãï¼å©ç¨è
|
---|
| 34 | ããã¥ã¢ã«ãªã©ï¼ã«ï¼ä¸è¨ã®è
|
---|
| 35 | * ä½æ¨©è¡¨ç¤ºï¼ãã®å©ç¨æ¡ä»¶ããã³ä¸è¨ã®ç¡ä¿è¨¼è¦å®ãæ²è¼ãããã¨ï¼
|
---|
| 36 | * (b) åé
|
---|
| 37 | å¸ã®å½¢æ
|
---|
| 38 | ãï¼å¥ã«å®ããæ¹æ³ã«ãã£ã¦ï¼TOPPERSããã¸ã§ã¯ãã«
|
---|
| 39 | * å ±åãããã¨ï¼
|
---|
| 40 | * (4) æ¬ã½ããã¦ã§ã¢ã®å©ç¨ã«ããç´æ¥çã¾ãã¯éæ¥çã«çãããããªãæ
|
---|
| 41 | * 害ãããï¼ä¸è¨èä½æ¨©è
|
---|
| 42 | ããã³TOPPERSããã¸ã§ã¯ããå
|
---|
| 43 | 責ãããã¨ï¼
|
---|
| 44 | *
|
---|
| 45 | * æ¬ã½ããã¦ã§ã¢ã¯ï¼ç¡ä¿è¨¼ã§æä¾ããã¦ãããã®ã§ããï¼ä¸è¨èä½æ¨©è
|
---|
| 46 | ã
|
---|
| 47 | * ãã³TOPPERSããã¸ã§ã¯ãã¯ï¼æ¬ã½ããã¦ã§ã¢ã«é¢ãã¦ï¼ãã®é©ç¨å¯è½æ§ã
|
---|
| 48 | * å«ãã¦ï¼ãããªãä¿è¨¼ãè¡ããªãï¼ã¾ãï¼æ¬ã½ããã¦ã§ã¢ã®å©ç¨ã«ããç´
|
---|
| 49 | * æ¥çã¾ãã¯éæ¥çã«çãããããªãæ害ã«é¢ãã¦ãï¼ãã®è²¬ä»»ãè² ããªãï¼
|
---|
| 50 | *
|
---|
| 51 | * @(#) $Id: cpu_config.h,v 1.3 2003/12/19 11:24:37 honda Exp $
|
---|
| 52 | */
|
---|
| 53 |
|
---|
| 54 | /*
|
---|
| 55 | * ããã»ããµä¾åã¢ã¸ã¥ã¼ã«ï¼ARM4vTç¨ï¼
|
---|
| 56 | *
|
---|
| 57 | * ãã®ã¤ã³ã¯ã«ã¼ããã¡ã¤ã«ã¯ï¼t_config.hã®ã¿ããã¤ã³ã¯ã«ã¼ããããï¼
|
---|
| 58 | * ä»ã®ãã¡ã¤ã«ããç´æ¥ã¤ã³ã¯ã«ã¼ããã¦ã¯ãªããªãï¼
|
---|
| 59 | */
|
---|
| 60 |
|
---|
| 61 | #ifndef _CPU_CONFIG_H_
|
---|
| 62 | #define _CPU_CONFIG_H_
|
---|
| 63 |
|
---|
| 64 | /*
|
---|
| 65 | * ã«ã¼ãã«å
|
---|
| 66 | é¨èå¥åã®ãªãã¼ã
|
---|
| 67 | */
|
---|
| 68 | #include "cpu_rename.h"
|
---|
| 69 |
|
---|
| 70 | /*
|
---|
| 71 | * ããã»ããµã®ç¹æ®å½ä»¤ã®ã¤ã³ã©ã¤ã³é¢æ°å®ç¾©
|
---|
| 72 | */
|
---|
| 73 | #ifndef _MACRO_ONLY
|
---|
| 74 | #include <cpu_insn.h>
|
---|
| 75 | #endif /* _MACRO_ONLY */
|
---|
| 76 |
|
---|
| 77 | /*
|
---|
| 78 | * TCB é¢é£ã®å®ç¾©
|
---|
| 79 | *
|
---|
| 80 | * cpu_context.h ã«å
|
---|
| 81 | ¥ããæ¹ãã¨ã¬ã¬ã³ãã ãï¼åç
|
---|
| 82 | §ã®ä¾åæ§ã®é¢ä¿ã§ï¼
|
---|
| 83 | * cpu_context.h ã«ã¯å
|
---|
| 84 | ¥ããããªãï¼
|
---|
| 85 | */
|
---|
| 86 |
|
---|
| 87 | /*
|
---|
| 88 | * TCB ä¸ã®ãã£ã¼ã«ãã®ãããå¹
|
---|
| 89 | ã®å®ç¾©
|
---|
| 90 | */
|
---|
| 91 | #define TBIT_TCB_TSTAT 8 /* tstat ãã£ã¼ã«ãã®ãããå¹
|
---|
| 92 | */
|
---|
| 93 | #define TBIT_TCB_PRIORITY 8 /* priority ãã£ã¼ã«ãã®ãããå¹
|
---|
| 94 | */
|
---|
| 95 |
|
---|
| 96 | #ifndef _MACRO_ONLY
|
---|
| 97 | /*
|
---|
| 98 | * ã¿ã¹ã¯ã³ã³ããã¹ããããã¯ã®å®ç¾©
|
---|
| 99 | */
|
---|
| 100 | typedef struct task_context_block {
|
---|
| 101 | VP sp; /* ã¹ã¿ãã¯ãã¤ã³ã¿ */
|
---|
| 102 | FP pc; /* ããã°ã©ã ã«ã¦ã³ã¿ */
|
---|
| 103 | } CTXB;
|
---|
| 104 |
|
---|
| 105 | /*
|
---|
| 106 | * å²ãè¾¼ã¿ã®ãã¹ãåæ°ã®ã«ã¦ã³ã
|
---|
| 107 | */
|
---|
| 108 | extern UW interrupt_count;
|
---|
| 109 |
|
---|
| 110 |
|
---|
| 111 | /*
|
---|
| 112 | * ã·ã¹ãã ç¶æ
|
---|
| 113 | åç
|
---|
| 114 | §
|
---|
| 115 | */
|
---|
| 116 | Inline UB
|
---|
| 117 | current_mode()
|
---|
| 118 | {
|
---|
| 119 | return(current_sr() & CPSR_MODE_MASK);
|
---|
| 120 | }
|
---|
| 121 |
|
---|
| 122 | Inline BOOL
|
---|
| 123 | sense_context()
|
---|
| 124 | {
|
---|
| 125 | return(interrupt_count > 0);
|
---|
| 126 | }
|
---|
| 127 |
|
---|
| 128 | Inline BOOL
|
---|
| 129 | sense_lock()
|
---|
| 130 | {
|
---|
| 131 | return(current_sr() & CPSR_IRQ_BIT);
|
---|
| 132 | }
|
---|
| 133 |
|
---|
| 134 | #define t_sense_lock sense_lock
|
---|
| 135 | #define i_sense_lock sense_lock
|
---|
| 136 |
|
---|
| 137 |
|
---|
| 138 | /*
|
---|
| 139 | * CPUããã¯ã¨ãã®è§£é¤
|
---|
| 140 | *
|
---|
| 141 | */
|
---|
| 142 |
|
---|
| 143 | #define t_lock_cpu lock_cpu
|
---|
| 144 | #define i_lock_cpu lock_cpu
|
---|
| 145 | #define t_unlock_cpu unlock_cpu
|
---|
| 146 | #define i_unlock_cpu unlock_cpu
|
---|
| 147 |
|
---|
| 148 |
|
---|
| 149 | Inline void
|
---|
| 150 | lock_cpu()
|
---|
| 151 | {
|
---|
| 152 | disint();
|
---|
| 153 | }
|
---|
| 154 |
|
---|
| 155 | Inline void
|
---|
| 156 | unlock_cpu()
|
---|
| 157 | {
|
---|
| 158 | enaint();
|
---|
| 159 | }
|
---|
| 160 |
|
---|
| 161 |
|
---|
| 162 | /*
|
---|
| 163 | * ã¿ã¹ã¯ãã£ã¹ãããã£
|
---|
| 164 | */
|
---|
| 165 |
|
---|
| 166 | /*
|
---|
| 167 | * æé«åªå
|
---|
| 168 | é ä½ã¿ã¹ã¯ã¸ã®ãã£ã¹ãããï¼cpu_support.Sï¼
|
---|
| 169 | *
|
---|
| 170 | * dispatch ã¯ï¼ã¿ã¹ã¯ã³ã³ããã¹ãããå¼ã³åºããããµã¼ãã¹ã³ã¼ã«å¦ç
|
---|
| 171 | * å
|
---|
| 172 | ã§ï¼CPUããã¯ç¶æ
|
---|
| 173 | ã§å¼ã³åºããªããã°ãªããªãï¼
|
---|
| 174 | */
|
---|
| 175 | extern void dispatch(void);
|
---|
| 176 |
|
---|
| 177 |
|
---|
| 178 | /*
|
---|
| 179 | * ç¾å¨ã®ã³ã³ããã¹ããæ¨ã¦ã¦ãã£ã¹ãããï¼cpu_support.Sï¼
|
---|
| 180 | *
|
---|
| 181 | * exit_and_dispatch ã¯ï¼CPUããã¯ç¶æ
|
---|
| 182 | ã§å¼ã³åºããªããã°ãªããªãï¼
|
---|
| 183 | */
|
---|
| 184 | extern void exit_and_dispatch(void);
|
---|
| 185 |
|
---|
| 186 |
|
---|
| 187 | /*
|
---|
| 188 | * ä¾å¤ãã¯ã¿ã«æ¸ãè¾¼ã¾ããã¸ã£ã³ãå½ä»¤ãåç
|
---|
| 189 | §ããã¢ãã¬ã¹
|
---|
| 190 | */
|
---|
| 191 | extern UW * arm_vector_add[8];
|
---|
| 192 |
|
---|
| 193 |
|
---|
| 194 | /*
|
---|
| 195 | * ä¾å¤ã«å¿ãããã³ãã©ã®èµ·åçªå°
|
---|
| 196 | */
|
---|
| 197 | extern UW arm_handler_add[8];
|
---|
| 198 |
|
---|
| 199 |
|
---|
| 200 | /*
|
---|
| 201 | * CPUä¾å¤ãã³ãã©ã®è¨å®
|
---|
| 202 | */
|
---|
| 203 | extern void define_exc(EXCNO excno, FP exchdr);
|
---|
| 204 |
|
---|
| 205 |
|
---|
| 206 | Inline void
|
---|
| 207 | arm_install_handler(EXCNO excno, FP exchdr)
|
---|
| 208 | {
|
---|
| 209 | *arm_vector_add[excno] = (UW)exchdr;
|
---|
| 210 | }
|
---|
| 211 |
|
---|
| 212 |
|
---|
| 213 | /*
|
---|
| 214 | * CPUä¾å¤ãã³ãã©ã®åºå
|
---|
| 215 | ¥å£å¦ç
|
---|
| 216 | */
|
---|
| 217 |
|
---|
| 218 |
|
---|
| 219 | /*
|
---|
| 220 | * CPUä¾å¤ãã³ãã©ã®åºå
|
---|
| 221 | ¥å£å¦çã®çæãã¯ã
|
---|
| 222 | *
|
---|
| 223 | */
|
---|
| 224 | #define __EXCHDR_ENTRY(exchdr, stacktop) \
|
---|
| 225 | extern void exchdr##_entry(VP sp); \
|
---|
| 226 | asm(".text \n" \
|
---|
| 227 | #exchdr "_entry: \n" \
|
---|
| 228 | " ldr sp,.int_stack_"#exchdr" \n" /* ã¹ã¿ãã¯ã®åãæ¿ã */\
|
---|
| 229 | " sub lr,lr,#4 \n" /* undefã§ãããã§ããã? */\
|
---|
| 230 | " stmfd sp!, {r0 - r2,lr} \n" /* ä¸æçã«int_stackã«å¾
|
---|
| 231 | é¿ */ \
|
---|
| 232 | " mrs r0, spsr \n" /* SVCã¢ã¼ãã«åãæ¿ãããã */ \
|
---|
| 233 | " mov r1, sp \n" /* ä¿åãã */ \
|
---|
| 234 | " mov r2,#0xd3 \n" /* CPSRã®æ¸ãæã */ \
|
---|
| 235 | " msr cpsr,r2 \n" \
|
---|
| 236 | " ldr r2,[r1,#0x0C] \n" /* load PC */\
|
---|
| 237 | " stmfd sp!,{r2} \n" /* Store PC */\
|
---|
| 238 | " stmfd sp!,{r3,ip,lr} \n" /* Store r3,ip,lr */\
|
---|
| 239 | " ldmfd r1!,{r2,ip,lr} \n" /* load r0,r1,r2 */\
|
---|
| 240 | " stmfd sp!,{r0,r2,ip,lr} \n" /* SPSR,Store r0,r1,r2 */\
|
---|
| 241 | " ldr r2, .interrupt_count_"#exchdr"\n" /* å¤éå²ãè¾¼ã¿ãå¤å® */\
|
---|
| 242 | " ldr r3, [r2] \n" \
|
---|
| 243 | " add r0,r3,#1 \n" \
|
---|
| 244 | " str r0, [r2] \n" \
|
---|
| 245 | " mov r0,sp \n" /* ä¾å¤ãã³ãã©ã¸ã®å¼æ° */\
|
---|
| 246 | " cmp r3, #0x00 \n" \
|
---|
| 247 | " ldreq sp,stack_"#exchdr" \n" /* ã¹ã¿ãã¯ã®å¤æ´ */\
|
---|
| 248 | " stmeqfd sp!,{r0} \n" /* ã¿ã¹ã¯ã¹ã¿ãã¯ã®ä¿å */\
|
---|
| 249 | " mov r2,#0x13 \n" /* å²ãè¾¼ã¿è¨±å¯ */\
|
---|
| 250 | " msr cpsr,r2 \n" \
|
---|
| 251 | " bl "#exchdr" \n" /* ãã³ãã©å¼ã³åºã */\
|
---|
| 252 | " mov r2,#0xd3 \n" /* å²ãè¾¼ã¿ç¦æ¢ */\
|
---|
| 253 | " msr cpsr,r2 \n" \
|
---|
| 254 | " ldr r2,.interrupt_count_"#exchdr" \n"/* å²ãè¾¼ã¿åæ°ã */\
|
---|
| 255 | " ldr r1, [r2] \n" /* ãã¯ãªã¡ã³ã */\
|
---|
| 256 | " sub r3,r1,#1 \n"\
|
---|
| 257 | " str r3, [r2] \n"\
|
---|
| 258 | " cmp r3,#0x00 \n" /* å²ãè¾¼ã¿ãã¹ãæ°? */\
|
---|
| 259 | " bne return_to_task_"#exchdr" \n" \
|
---|
| 260 | " ldmfd sp!,{r0} \n" /* ã¿ã¹ã¯ã¹ã¿ãã¯ã®å¾©å¸° */\
|
---|
| 261 | " mov sp, r0 \n"\
|
---|
| 262 | " ldr r1, reqflg_"#exchdr" \n" /* Check reqflg */\
|
---|
| 263 | " ldr r0,[r1] \n"\
|
---|
| 264 | " cmp r0,#0 \n"\
|
---|
| 265 | " beq return_to_task_"#exchdr" \n"\
|
---|
| 266 | " mov r0,#0 \n"\
|
---|
| 267 | " str r0,[r1] \n" /* Clear reqflg */\
|
---|
| 268 | " b _kernel_ret_exc \n" /* ret_int㸠*/\
|
---|
| 269 | "return_to_task_"#exchdr": \n" \
|
---|
| 270 | " ldmfd sp!,{r1} \n" /* CPSRã®å¾©å¸°å¦ç */\
|
---|
| 271 | " msr spsr, r1 \n" /* å²ãè¾¼ã¿è¨±å¯ */\
|
---|
| 272 | " ldmfd sp!,{r0-r3,ip,lr,pc}^ \n"\
|
---|
| 273 | " .align 4 \n"\
|
---|
| 274 | ".int_stack_"#exchdr": \n"\
|
---|
| 275 | " .word _kernel_int_stack + 6 * 4 \n"\
|
---|
| 276 | "reqflg_"#exchdr": \n"\
|
---|
| 277 | " .word _kernel_reqflg \n"\
|
---|
| 278 | "stack_"#exchdr": \n"\
|
---|
| 279 | " .word " #stacktop " \n"\
|
---|
| 280 | ".interrupt_count_"#exchdr": \n"\
|
---|
| 281 | " .word _kernel_interrupt_count \n")
|
---|
| 282 |
|
---|
| 283 |
|
---|
| 284 | #define _EXCHDR_ENTRY(exchdr, stacktop) __EXCHDR_ENTRY(exchdr, stacktop)
|
---|
| 285 |
|
---|
| 286 | #define EXCHDR_ENTRY(exchdr) _EXCHDR_ENTRY(exchdr, STACKTOP)
|
---|
| 287 |
|
---|
| 288 | #define EXC_ENTRY(exchdr) exchdr##_entry
|
---|
| 289 |
|
---|
| 290 |
|
---|
| 291 | /*
|
---|
| 292 | * CPUä¾å¤ã®çºçããæã®ã·ã¹ãã ç¶æ
|
---|
| 293 | ã®åç
|
---|
| 294 | §
|
---|
| 295 | */
|
---|
| 296 |
|
---|
| 297 | /*
|
---|
| 298 | * CPUä¾å¤ã®çºçããæã®ãã£ã¹ããã
|
---|
| 299 | */
|
---|
| 300 | Inline BOOL
|
---|
| 301 | exc_sense_context(VP p_excinf)
|
---|
| 302 | {
|
---|
| 303 | return(interrupt_count > 1);
|
---|
| 304 | }
|
---|
| 305 |
|
---|
| 306 |
|
---|
| 307 | /*
|
---|
| 308 | * CPUä¾å¤ã®çºçããæã®CPUããã¯ç¶æ
|
---|
| 309 | ã®åç
|
---|
| 310 | §
|
---|
| 311 | */
|
---|
| 312 | Inline BOOL
|
---|
| 313 | exc_sense_lock(VP p_excinf)
|
---|
| 314 | {
|
---|
| 315 | return((*((UW *)p_excinf) & CPSR_IRQ_BIT) == CPSR_IRQ_BIT );
|
---|
| 316 | }
|
---|
| 317 |
|
---|
| 318 |
|
---|
| 319 | /*
|
---|
| 320 | * æªå®ç¾©ã®ä¾å¤ãå
|
---|
| 321 | ¥ã£ãå ´å
|
---|
| 322 | */
|
---|
| 323 | extern void undef_exception();
|
---|
| 324 | extern void swi_exception();
|
---|
| 325 | extern void prefetch_exception();
|
---|
| 326 | extern void data_abort_exception();
|
---|
| 327 | extern void irq_abort_exception();
|
---|
| 328 | extern void fiq_abort_exception();
|
---|
| 329 |
|
---|
| 330 |
|
---|
| 331 | /*
|
---|
| 332 | * ããã»ããµä¾åã®åæå
|
---|
| 333 | */
|
---|
| 334 | extern void cpu_initialize(void);
|
---|
| 335 |
|
---|
| 336 |
|
---|
| 337 | /*
|
---|
| 338 | * ããã»ããµä¾åã®çµäºæå¦ç
|
---|
| 339 | */
|
---|
| 340 | extern void cpu_terminate(void);
|
---|
| 341 |
|
---|
| 342 |
|
---|
| 343 | /*
|
---|
| 344 | * CPU/å²è¾¼ã¿ãã³ãã©ã®åºå
|
---|
| 345 | ¥ãå£å¦çã§ä¸æçã«ä½¿ç¨ããã¹ã¿ãã¯
|
---|
| 346 | */
|
---|
| 347 | #define INT_STACK_SIZE 6
|
---|
| 348 | extern UW int_stack[INT_STACK_SIZE];
|
---|
| 349 |
|
---|
| 350 |
|
---|
| 351 | #endif /* _MACRO_ONLY */
|
---|
| 352 | #endif /* _CPU_CONFIG_H_ */
|
---|