1 | /*
|
---|
2 | * TOPPERS Software
|
---|
3 | * Toyohashi Open Platform for Embedded Real-Time Systems
|
---|
4 | *
|
---|
5 | * Copyright (C) 2000-2003 by Embedded and Real-Time Systems Laboratory
|
---|
6 | * Toyohashi Univ. of Technology, JAPAN
|
---|
7 | * Copyright (C) 2006-2016 by Embedded and Real-Time Systems Laboratory
|
---|
8 | * Graduate School of Information Science, Nagoya Univ., JAPAN
|
---|
9 | *
|
---|
10 | * ä¸è¨èä½æ¨©è
|
---|
11 | ã¯ï¼ä»¥ä¸ã®(1)ï½(4)ã®æ¡ä»¶ãæºããå ´åã«éãï¼æ¬ã½ããã¦ã§
|
---|
12 | * ã¢ï¼æ¬ã½ããã¦ã§ã¢ãæ¹å¤ãããã®ãå«ãï¼ä»¥ä¸åãï¼ã使ç¨ã»è¤è£½ã»æ¹
|
---|
13 | * å¤ã»åé
|
---|
14 | å¸ï¼ä»¥ä¸ï¼å©ç¨ã¨å¼ã¶ï¼ãããã¨ãç¡åã§è¨±è«¾ããï¼
|
---|
15 | * (1) æ¬ã½ããã¦ã§ã¢ãã½ã¼ã¹ã³ã¼ãã®å½¢ã§å©ç¨ããå ´åã«ã¯ï¼ä¸è¨ã®èä½
|
---|
16 | * 権表示ï¼ãã®å©ç¨æ¡ä»¶ããã³ä¸è¨ã®ç¡ä¿è¨¼è¦å®ãï¼ãã®ã¾ã¾ã®å½¢ã§ã½ã¼
|
---|
17 | * ã¹ã³ã¼ãä¸ã«å«ã¾ãã¦ãããã¨ï¼
|
---|
18 | * (2) æ¬ã½ããã¦ã§ã¢ãï¼ã©ã¤ãã©ãªå½¢å¼ãªã©ï¼ä»ã®ã½ããã¦ã§ã¢éçºã«ä½¿
|
---|
19 | * ç¨ã§ããå½¢ã§åé
|
---|
20 | å¸ããå ´åã«ã¯ï¼åé
|
---|
21 | å¸ã«ä¼´ãããã¥ã¡ã³ãï¼å©ç¨
|
---|
22 | * è
|
---|
23 | ããã¥ã¢ã«ãªã©ï¼ã«ï¼ä¸è¨ã®èä½æ¨©è¡¨ç¤ºï¼ãã®å©ç¨æ¡ä»¶ããã³ä¸è¨
|
---|
24 | * ã®ç¡ä¿è¨¼è¦å®ãæ²è¼ãããã¨ï¼
|
---|
25 | * (3) æ¬ã½ããã¦ã§ã¢ãï¼æ©å¨ã«çµã¿è¾¼ããªã©ï¼ä»ã®ã½ããã¦ã§ã¢éçºã«ä½¿
|
---|
26 | * ç¨ã§ããªãå½¢ã§åé
|
---|
27 | å¸ããå ´åã«ã¯ï¼æ¬¡ã®ããããã®æ¡ä»¶ãæºããã
|
---|
28 | * ã¨ï¼
|
---|
29 | * (a) åé
|
---|
30 | å¸ã«ä¼´ãããã¥ã¡ã³ãï¼å©ç¨è
|
---|
31 | ããã¥ã¢ã«ãªã©ï¼ã«ï¼ä¸è¨ã®è
|
---|
32 | * ä½æ¨©è¡¨ç¤ºï¼ãã®å©ç¨æ¡ä»¶ããã³ä¸è¨ã®ç¡ä¿è¨¼è¦å®ãæ²è¼ãããã¨ï¼
|
---|
33 | * (b) åé
|
---|
34 | å¸ã®å½¢æ
|
---|
35 | ãï¼å¥ã«å®ããæ¹æ³ã«ãã£ã¦ï¼TOPPERSããã¸ã§ã¯ãã«
|
---|
36 | * å ±åãããã¨ï¼
|
---|
37 | * (4) æ¬ã½ããã¦ã§ã¢ã®å©ç¨ã«ããç´æ¥çã¾ãã¯éæ¥çã«çãããããªãæ
|
---|
38 | * 害ãããï¼ä¸è¨èä½æ¨©è
|
---|
39 | ããã³TOPPERSããã¸ã§ã¯ããå
|
---|
40 | 責ãããã¨ï¼
|
---|
41 | * ã¾ãï¼æ¬ã½ããã¦ã§ã¢ã®ã¦ã¼ã¶ã¾ãã¯ã¨ã³ãã¦ã¼ã¶ããã®ãããªãç
|
---|
42 | * ç±ã«åºã¥ãè«æ±ãããï¼ä¸è¨èä½æ¨©è
|
---|
43 | ããã³TOPPERSããã¸ã§ã¯ãã
|
---|
44 | * å
|
---|
45 | 責ãããã¨ï¼
|
---|
46 | *
|
---|
47 | * æ¬ã½ããã¦ã§ã¢ã¯ï¼ç¡ä¿è¨¼ã§æä¾ããã¦ãããã®ã§ããï¼ä¸è¨èä½æ¨©è
|
---|
48 | ã
|
---|
49 | * ãã³TOPPERSããã¸ã§ã¯ãã¯ï¼æ¬ã½ããã¦ã§ã¢ã«é¢ãã¦ï¼ç¹å®ã®ä½¿ç¨ç®ç
|
---|
50 | * ã«å¯¾ããé©åæ§ãå«ãã¦ï¼ãããªãä¿è¨¼ãè¡ããªãï¼ã¾ãï¼æ¬ã½ããã¦ã§
|
---|
51 | * ã¢ã®å©ç¨ã«ããç´æ¥çã¾ãã¯éæ¥çã«çãããããªãæ害ã«é¢ãã¦ãï¼ã
|
---|
52 | * ã®è²¬ä»»ãè² ããªãï¼
|
---|
53 | *
|
---|
54 | * $Id: arm.h 270 2017-02-09 04:03:47Z coas-nagasima $
|
---|
55 | */
|
---|
56 |
|
---|
57 | /*
|
---|
58 | * ARMã³ã¢ãµãã¼ãã¢ã¸ã¥ã¼ã«
|
---|
59 | */
|
---|
60 |
|
---|
61 | #ifndef TOPPERS_ARM_H
|
---|
62 | #define TOPPERS_ARM_H
|
---|
63 |
|
---|
64 | #include <t_stddef.h>
|
---|
65 |
|
---|
66 | /*
|
---|
67 | * ARMã³ã¢ã®ç¹æ®å½ä»¤ã®ã¤ã³ã©ã¤ã³é¢æ°å®ç¾©
|
---|
68 | */
|
---|
69 | #ifndef TOPPERS_MACRO_ONLY
|
---|
70 | #ifndef TECSGEN
|
---|
71 | #include "arm_insn.h" /* tecsgenã解éã§ããªãããã¹ããã */
|
---|
72 | #endif /* TECSGEN */
|
---|
73 | #endif /* TOPPERS_MACRO_ONLY */
|
---|
74 |
|
---|
75 | /*
|
---|
76 | * ARMä¾å¤ãã¯ã¿
|
---|
77 | */
|
---|
78 | #define RESET_VECTOR UINT_C(0x00)
|
---|
79 | #define UNDEF_VECTOR UINT_C(0x04)
|
---|
80 | #define SVC_VECTOR UINT_C(0x08)
|
---|
81 | #define PABORT_VECTOR UINT_C(0x0c)
|
---|
82 | #define DABORT_VECTOR UINT_C(0x10)
|
---|
83 | #define IRQ_VECTOR UINT_C(0x18)
|
---|
84 | #define FIQ_VECTOR UINT_C(0x1c)
|
---|
85 |
|
---|
86 | /*
|
---|
87 | * ARMä¾å¤ãã¯ã¿çªå·
|
---|
88 | */
|
---|
89 | #define RESET_NUMBER UINT_C(0)
|
---|
90 | #define UNDEF_NUMBER UINT_C(1)
|
---|
91 | #define SVC_NUMBER UINT_C(2)
|
---|
92 | #define PABORT_NUMBER UINT_C(3)
|
---|
93 | #define DABORT_NUMBER UINT_C(4)
|
---|
94 | #define IRQ_NUMBER UINT_C(6)
|
---|
95 | #define FIQ_NUMBER UINT_C(7)
|
---|
96 |
|
---|
97 | /*
|
---|
98 | * CPSRã®å²è¾¼ã¿ç¦æ¢ããã
|
---|
99 | */
|
---|
100 | #define CPSR_INT_MASK UINT_C(0xc0)
|
---|
101 | #define CPSR_IRQ_BIT UINT_C(0x80)
|
---|
102 | #define CPSR_FIQ_BIT UINT_C(0x40)
|
---|
103 |
|
---|
104 | /*
|
---|
105 | * CPSRã®Thumbããã
|
---|
106 | */
|
---|
107 | #define CPSR_THUMB_BIT UINT_C(0x20)
|
---|
108 |
|
---|
109 | /*
|
---|
110 | * CPSRã®ã¢ã¼ãããã
|
---|
111 | */
|
---|
112 | #define CPSR_MODE_MASK UINT_C(0x1f)
|
---|
113 | #define CPSR_USER_MODE UINT_C(0x10)
|
---|
114 | #define CPSR_FIQ_MODE UINT_C(0x11)
|
---|
115 | #define CPSR_IRQ_MODE UINT_C(0x12)
|
---|
116 | #define CPSR_SVC_MODE UINT_C(0x13)
|
---|
117 | #define CPSR_ABT_MODE UINT_C(0x17)
|
---|
118 | #define CPSR_UND_MODE UINT_C(0x1b)
|
---|
119 | #define CPSR_SYS_MODE UINT_C(0x1f)
|
---|
120 |
|
---|
121 | /*
|
---|
122 | * CP15ã®ã·ã¹ãã å¶å¾¡ã¬ã¸ã¹ã¿ï¼SCTLRï¼ã®è¨å®å¤
|
---|
123 | *
|
---|
124 | * ARMv7ã§ã¯ï¼CP15_SCTLR_EXTPAGEã¯å¸¸ã«1ã«ãªã£ã¦ããï¼
|
---|
125 | */
|
---|
126 | #if __TARGET_ARCH_ARM == 6
|
---|
127 | #define CP15_SCTLR_EXTPAGE UINT_C(0x00800000)
|
---|
128 | #endif /* __TARGET_ARCH_ARM == 6 */
|
---|
129 | #define CP15_SCTLR_VECTOR UINT_C(0x00002000)
|
---|
130 | #define CP15_SCTLR_ICACHE UINT_C(0x00001000)
|
---|
131 | #define CP15_SCTLR_BP UINT_C(0x00000800)
|
---|
132 | #define CP15_SCTLR_DCACHE UINT_C(0x00000004)
|
---|
133 | #define CP15_SCTLR_MMU UINT_C(0x00000001)
|
---|
134 |
|
---|
135 | /*
|
---|
136 | * CP15ã®ãã©ã¼ã«ãç¶æ
|
---|
137 | ã¬ã¸ã¹ã¿ã®åç
|
---|
138 | §å¤
|
---|
139 | */
|
---|
140 | #define CP15_FSR_FS_MASK UINT_C(0x0000040f)
|
---|
141 | #define CP15_FSR_FS_ALIGNMENT UINT_C(0x00000001)
|
---|
142 | #define CP15_FSR_FS_TRANSLATION1 UINT_C(0x00000005)
|
---|
143 | #define CP15_FSR_FS_TRANSLATION2 UINT_C(0x00000007)
|
---|
144 | #define CP15_FSR_FS_PERMISSION1 UINT_C(0x0000000d)
|
---|
145 | #define CP15_FSR_FS_PERMISSION2 UINT_C(0x0000000f)
|
---|
146 |
|
---|
147 | /*
|
---|
148 | * CP15ã®ããã©ã¼ãã³ã¹ã¢ãã¿å¶å¾¡ã¬ã¸ã¹ã¿ï¼PMCRï¼ã®è¨å®å¤
|
---|
149 | */
|
---|
150 | #define CP15_PMCR_ALLCNTR_ENABLE UINT_C(0x01)
|
---|
151 | #define CP15_PMCR_PMCCNTR_DIVIDER UINT_C(0x08)
|
---|
152 |
|
---|
153 | /*
|
---|
154 | * CP15ã®ããã©ã¼ãã³ã¹ã¢ãã¿ã«ã¦ã³ãã¤ãã¼ãã«ã»ããã¬ã¸ã¹ã¿ï¼PMCNTENSETï¼
|
---|
155 | * ã®è¨å®å¤
|
---|
156 | */
|
---|
157 | #define CP15_PMCNTENSET_CCNTR_ENABLE UINT_C(0x80000000)
|
---|
158 |
|
---|
159 | /*
|
---|
160 | * CP15ã®å¤æãã¼ãã«ãã¼ã¹ã¬ã¸ã¹ã¿ï¼TTBRï¼ã®è¨å®å¤
|
---|
161 | */
|
---|
162 | #define CP15_TTBR_RGN_SHAREABLE UINT_C(0x00000002)
|
---|
163 | #if __TARGET_ARCH_ARM == 7
|
---|
164 | #define CP15_TTBR_RGN_WBWA UINT_C(0x00000008)
|
---|
165 | #endif /* __TARGET_ARCH_ARM == 7 */
|
---|
166 | #define CP15_TTBR_RGN_WTHROUGH UINT_C(0x00000010)
|
---|
167 | #define CP15_TTBR_RGN_WBACK UINT_C(0x00000018)
|
---|
168 | #if __TARGET_ARCH_ARM < 7
|
---|
169 | #define CP15_TTBR_RGN_CACHEABLE UINT_C(0x00000001)
|
---|
170 | #else /* __TARGET_ARCH_ARM < 7 */
|
---|
171 | #define CP15_TTBR_IRGN_WBWA UINT_C(0x00000040)
|
---|
172 | #define CP15_TTBR_IRGN_WTHROUGH UINT_C(0x00000001)
|
---|
173 | #define CP15_TTBR_IRGN_WBACK UINT_C(0x00000041)
|
---|
174 | #endif /* __TARGET_ARCH_ARM < 7 */
|
---|
175 |
|
---|
176 | /*
|
---|
177 | * MMUé¢é£ã®å®ç¾©ï¼VMSAï¼
|
---|
178 | */
|
---|
179 |
|
---|
180 | /*
|
---|
181 | * ã»ã¯ã·ã§ã³ã¨ãã¼ã¸ã®ãµã¤ãº
|
---|
182 | */
|
---|
183 | #define ARM_SSECTION_SIZE UINT_C(0x1000000)
|
---|
184 | #define ARM_SECTION_SIZE UINT_C(0x0100000)
|
---|
185 | #define ARM_LPAGE_SIZE UINT_C(0x0010000)
|
---|
186 | #define ARM_PAGE_SIZE UINT_C(0x0001000)
|
---|
187 |
|
---|
188 | /*
|
---|
189 | * ã»ã¯ã·ã§ã³ãã¼ãã«ã¨ãã¼ã¸ãã¼ãã«ã®ãµã¤ãº
|
---|
190 | */
|
---|
191 | #define ARM_SECTION_TABLE_SIZE UINT_C(0x4000)
|
---|
192 | #define ARM_SECTION_TABLE_ALIGN UINT_C(0x4000)
|
---|
193 | #define ARM_SECTION_TABLE_ENTRY (ARM_SECTION_TABLE_SIZE / sizeof(uint32_t))
|
---|
194 |
|
---|
195 | #define ARM_PAGE_TABLE_SIZE UINT_C(0x0400)
|
---|
196 | #define ARM_PAGE_TABLE_ALIGN UINT_C(0x0400)
|
---|
197 | #define ARM_PAGE_TABLE_ENTRY (ARM_PAGE_TABLE_SIZE / sizeof(uint32_t))
|
---|
198 |
|
---|
199 | /*
|
---|
200 | * 第1ã¬ãã«ãã£ã¹ã¯ãªãã¿ã®è¨å®å¤
|
---|
201 | */
|
---|
202 | #define ARM_MMU_DSCR1_FAULT 0x00000U /* ãã©ã«ã */
|
---|
203 | #define ARM_MMU_DSCR1_PAGETABLE 0x00001U /* ã³ã¢ã¼ã¹ãã¼ã¸ãã¼ãã« */
|
---|
204 | #define ARM_MMU_DSCR1_SECTION 0x00002U /* ã»ã¯ã·ã§ã³ */
|
---|
205 | #define ARM_MMU_DSCR1_SSECTION 0x40002U /* ã¹ã¼ãã¼ã»ã¯ã·ã§ã³ */
|
---|
206 |
|
---|
207 | #define ARM_MMU_DSCR1_SHARED 0x10000U /* ããã»ããµéã§å
|
---|
208 | ±æ */
|
---|
209 | #define ARM_MMU_DSCR1_TEX000 0x00000U /* TEXãããã000 */
|
---|
210 | #define ARM_MMU_DSCR1_TEX001 0x01000U /* TEXãããã001 */
|
---|
211 | #define ARM_MMU_DSCR1_TEX010 0x02000U /* TEXãããã010 */
|
---|
212 | #define ARM_MMU_DSCR1_TEX100 0x04000U /* TEXãããã100 */
|
---|
213 | #define ARM_MMU_DSCR1_AP01 0x00400U /* APãããã01 */
|
---|
214 | #define ARM_MMU_DSCR1_AP10 0x00800U /* APãããã10 */
|
---|
215 | #define ARM_MMU_DSCR1_AP11 0x00c00U /* APãããã11 */
|
---|
216 | #define ARM_MMU_DSCR1_CB00 0x00000U /* Cãããã0ï¼Bãããã0 */
|
---|
217 | #define ARM_MMU_DSCR1_CB01 0x00004U /* Cãããã0ï¼Bãããã1 */
|
---|
218 | #define ARM_MMU_DSCR1_CB10 0x00008U /* Cãããã1ï¼Bãããã0 */
|
---|
219 | #define ARM_MMU_DSCR1_CB11 0x0000cU /* Cãããã1ï¼Bãããã1 */
|
---|
220 |
|
---|
221 | #if __TARGET_ARCH_ARM >= 6
|
---|
222 | #define ARMV6_MMU_DSCR1_NONGLOBAL 0x20000U /* ã°ãã¼ãã«ã§ãªã */
|
---|
223 | #define ARMV6_MMU_DSCR1_APX0 0x00000U /* APXãããã0 */
|
---|
224 | #define ARMV6_MMU_DSCR1_APX1 0x08000U /* APXãããã1 */
|
---|
225 | #define ARMV6_MMU_DSCR1_ECC 0x00200U /* ECCãæå¹ï¼MPCoreï¼*/
|
---|
226 | #define ARMV6_MMU_DSCR1_NOEXEC 0x00010U /* å®è¡ä¸å¯ */
|
---|
227 | #endif /* __TARGET_ARCH_ARM >= 6 */
|
---|
228 |
|
---|
229 | /*
|
---|
230 | * 第2ã¬ãã«ãã£ã¹ã¯ãªãã¿ã®è¨å®å¤
|
---|
231 | */
|
---|
232 | #define ARM_MMU_DSCR2_FAULT 0x0000U /* ãã©ã«ã */
|
---|
233 | #define ARM_MMU_DSCR2_LARGE 0x0001U /* ã©ã¼ã¸ãã¼ã¸ */
|
---|
234 | #define ARM_MMU_DSCR2_SMALL 0x0002U /* ã¹ã¢ã¼ã«ãã¼ã¸ */
|
---|
235 |
|
---|
236 | #define ARM_MMU_DSCR2_CB00 0x0000U /* Cãããã0ï¼Bãããã0 */
|
---|
237 | #define ARM_MMU_DSCR2_CB01 0x0004U /* Cãããã0ï¼Bãããã1 */
|
---|
238 | #define ARM_MMU_DSCR2_CB10 0x0008U /* Cãããã1ï¼Bãããã0 */
|
---|
239 | #define ARM_MMU_DSCR2_CB11 0x000cU /* Cãããã1ï¼Bãããã1 */
|
---|
240 |
|
---|
241 | #if __TARGET_ARCH_ARM < 6
|
---|
242 |
|
---|
243 | #define ARMV5_MMU_DSCR2_AP01 0x0550U /* AP[0-3]ãããã01 */
|
---|
244 | #define ARMV5_MMU_DSCR2_AP10 0x0aa0U /* AP[0-3]ãããã10 */
|
---|
245 | #define ARMV5_MMU_DSCR2_AP11 0x0ff0U /* AP[0-3]ãããã11 */
|
---|
246 |
|
---|
247 | /* ã©ã¼ã¸ãã¼ã¸ã®ãã£ã¹ã¯ãªãã¿ç¨ */
|
---|
248 | #define ARMV5_MMU_DSCR2L_TEX000 0x0000U /* TEXãããã000 */
|
---|
249 | #define ARMV5_MMU_DSCR2L_TEX001 0x1000U /* TEXãããã001 */
|
---|
250 | #define ARMV5_MMU_DSCR2L_TEX010 0x2000U /* TEXãããã010 */
|
---|
251 | #define ARMV5_MMU_DSCR2L_TEX100 0x4000U /* TEXãããã100 */
|
---|
252 |
|
---|
253 | #else /* __TARGET_ARCH_ARM < 6 */
|
---|
254 |
|
---|
255 | #define ARMV6_MMU_DSCR2_NONGLOBAL 0x0800U /* ã°ãã¼ãã«ã§ãªã */
|
---|
256 | #define ARMV6_MMU_DSCR2_SHARED 0x0400U /* ããã»ããµéã§å
|
---|
257 | ±æ */
|
---|
258 | #define ARMV6_MMU_DSCR2_APX0 0x0000U /* APXãããã0 */
|
---|
259 | #define ARMV6_MMU_DSCR2_APX1 0x0200U /* APXãããã1 */
|
---|
260 | #define ARMV6_MMU_DSCR2_AP01 0x0010U /* APãããã01 */
|
---|
261 | #define ARMV6_MMU_DSCR2_AP10 0x0020U /* APãããã10 */
|
---|
262 | #define ARMV6_MMU_DSCR2_AP11 0x0030U /* APãããã11 */
|
---|
263 |
|
---|
264 | /* ã©ã¼ã¸ãã¼ã¸ã®ãã£ã¹ã¯ãªãã¿ç¨ */
|
---|
265 | #define ARMV6_MMU_DSCR2L_TEX000 0x0000U /* TEXãããã000 */
|
---|
266 | #define ARMV6_MMU_DSCR2L_TEX001 0x1000U /* TEXãããã001 */
|
---|
267 | #define ARMV6_MMU_DSCR2L_TEX010 0x2000U /* TEXãããã010 */
|
---|
268 | #define ARMV6_MMU_DSCR2L_TEX100 0x4000U /* TEXãããã100 */
|
---|
269 | #define ARMV6_MMU_DSCR2L_NOEXEC 0x8000U /* å®è¡ä¸å¯ */
|
---|
270 |
|
---|
271 | /* ã¹ã¢ã¼ã«ãã¼ã¸ã®ãã£ã¹ã¯ãªãã¿ç¨ */
|
---|
272 | #define ARMV6_MMU_DSCR2S_TEX000 0x0000U /* TEXãããã000 */
|
---|
273 | #define ARMV6_MMU_DSCR2S_TEX001 0x0040U /* TEXãããã001 */
|
---|
274 | #define ARMV6_MMU_DSCR2S_TEX010 0x0080U /* TEXãããã010 */
|
---|
275 | #define ARMV6_MMU_DSCR2S_TEX100 0x0100U /* TEXãããã100 */
|
---|
276 | #define ARMV6_MMU_DSCR2S_NOEXEC 0x0001U /* å®è¡ä¸å¯ */
|
---|
277 |
|
---|
278 | #endif /* __TARGET_ARCH_ARM < 6 */
|
---|
279 |
|
---|
280 | #ifndef TOPPERS_MACRO_ONLY
|
---|
281 |
|
---|
282 | /*
|
---|
283 | * ã³ããã»ããµ15ã®æä½é¢æ°
|
---|
284 | */
|
---|
285 |
|
---|
286 | /*
|
---|
287 | * High exception vectorsã使ãããã«è¨å®
|
---|
288 | */
|
---|
289 | Inline void
|
---|
290 | arm_set_high_vectors(void)
|
---|
291 | {
|
---|
292 | uint32_t reg;
|
---|
293 |
|
---|
294 | CP15_READ_SCTLR(reg);
|
---|
295 | reg |= CP15_SCTLR_VECTOR;
|
---|
296 | CP15_WRITE_SCTLR(reg);
|
---|
297 | }
|
---|
298 |
|
---|
299 | /*
|
---|
300 | * Low exception vectorsã使ãããã«è¨å®
|
---|
301 | */
|
---|
302 | Inline void
|
---|
303 | arm_set_low_vectors(void)
|
---|
304 | {
|
---|
305 | uint32_t reg;
|
---|
306 |
|
---|
307 | CP15_READ_SCTLR(reg);
|
---|
308 | reg &= ~CP15_SCTLR_VECTOR;
|
---|
309 | CP15_WRITE_SCTLR(reg);
|
---|
310 | }
|
---|
311 |
|
---|
312 | /*
|
---|
313 | * åå²äºæ¸¬ãã¤ãã¼ãã«
|
---|
314 | */
|
---|
315 | Inline void
|
---|
316 | arm_enable_bp(void)
|
---|
317 | {
|
---|
318 | uint32_t reg;
|
---|
319 |
|
---|
320 | CP15_READ_SCTLR(reg);
|
---|
321 | reg |= CP15_SCTLR_BP;
|
---|
322 | CP15_WRITE_SCTLR(reg);
|
---|
323 | }
|
---|
324 |
|
---|
325 | /*
|
---|
326 | * åå²äºæ¸¬ããã£ã¹ã¨ã¼ãã«
|
---|
327 | */
|
---|
328 | Inline void
|
---|
329 | arm_disable_bp(void)
|
---|
330 | {
|
---|
331 | uint32_t reg;
|
---|
332 |
|
---|
333 | CP15_READ_SCTLR(reg);
|
---|
334 | reg &= ~CP15_SCTLR_BP;
|
---|
335 | CP15_WRITE_SCTLR(reg);
|
---|
336 | }
|
---|
337 |
|
---|
338 | /*
|
---|
339 | * ããã»ããµçªå·ã®åå¾
|
---|
340 | *
|
---|
341 | * ãã«ãããã»ããµã¢ãã£ããã£ã¬ã¸ã¹ã¿ãèªãã§ï¼ãã®ä¸ä½8ããããè¿ãï¼
|
---|
342 | * ARMv6ã§ã¯ï¼ãã«ãããã»ããµããµãã¼ããã¦ããå ´åã«ã®ã¿ä½¿ç¨ã§ããï¼
|
---|
343 | */
|
---|
344 | #if __TARGET_ARCH_ARM >= 6
|
---|
345 |
|
---|
346 | Inline uint32_t
|
---|
347 | arm_prc_index(void)
|
---|
348 | {
|
---|
349 | uint32_t reg;
|
---|
350 |
|
---|
351 | CP15_READ_MPIDR(reg);
|
---|
352 | return(reg & 0xffU);
|
---|
353 | }
|
---|
354 |
|
---|
355 | #endif /* __TARGET_ARCH_ARM >= 6 */
|
---|
356 |
|
---|
357 | /*
|
---|
358 | * ãã£ãã·ã¥ã®æä½
|
---|
359 | */
|
---|
360 |
|
---|
361 | /*
|
---|
362 | * å½ä»¤ï¼ãã¼ã¿ãã£ãã·ã¥ã®ã¤ãã¼ãã«ï¼ãã£ã¹ã¨ã¼ãã«
|
---|
363 | */
|
---|
364 | extern void arm_enable_icache(void);
|
---|
365 | extern void arm_disable_icache(void);
|
---|
366 | extern void arm_enable_dcache(void);
|
---|
367 | extern void arm_disable_dcache(void);
|
---|
368 |
|
---|
369 | /*
|
---|
370 | * ãã£ãã·ã¥ã®ã¤ãã¼ãã«
|
---|
371 | */
|
---|
372 | Inline void
|
---|
373 | arm_enable_cache(void)
|
---|
374 | {
|
---|
375 | arm_enable_icache();
|
---|
376 | arm_enable_dcache();
|
---|
377 | }
|
---|
378 |
|
---|
379 | /*
|
---|
380 | * ãã£ãã·ã¥ã®ãã£ã¹ã¨ã¼ãã«
|
---|
381 | */
|
---|
382 | Inline void
|
---|
383 | arm_disable_cache(void)
|
---|
384 | {
|
---|
385 | arm_disable_icache();
|
---|
386 | arm_disable_dcache();
|
---|
387 | }
|
---|
388 |
|
---|
389 | /*
|
---|
390 | * ARMv5ã«ããããã¼ã¿ãã£ãã·ã¥ã®ç¡å¹åï¼ã¯ãªã¼ã³
|
---|
391 | */
|
---|
392 | #if __TARGET_ARCH_ARM <= 5
|
---|
393 | extern void armv5_clean_and_invalidate_dcache(void);
|
---|
394 | #endif /* __TARGET_ARCH_ARM <= 5 */
|
---|
395 |
|
---|
396 | /*
|
---|
397 | * ARMv7ã«ããããã¼ã¿ãã£ãã·ã¥ã®ç¡å¹åï¼ã¯ãªã¼ã³
|
---|
398 | */
|
---|
399 | #if __TARGET_ARCH_ARM == 7
|
---|
400 | extern void armv7_invalidate_dcache(void);
|
---|
401 | extern void armv7_clean_and_invalidate_dcache(void);
|
---|
402 | #endif /* __TARGET_ARCH_ARM == 7 */
|
---|
403 |
|
---|
404 | /*
|
---|
405 | * ãã¼ã¿ãã£ãã·ã¥ã¨çµ±åãã£ãã·ã¥ã®ç¡å¹å
|
---|
406 | */
|
---|
407 | Inline void
|
---|
408 | arm_invalidate_dcache(void)
|
---|
409 | {
|
---|
410 | #if __TARGET_ARCH_ARM <= 6
|
---|
411 | CP15_INVALIDATE_DCACHE();
|
---|
412 | CP15_INVALIDATE_UCACHE();
|
---|
413 | #else /* __TARGET_ARCH_ARM <= 6 */
|
---|
414 | armv7_invalidate_dcache();
|
---|
415 | #endif /* __TARGET_ARCH_ARM <= 6 */
|
---|
416 | }
|
---|
417 |
|
---|
418 | /*
|
---|
419 | * ãã¼ã¿ãã£ãã·ã¥ã¨çµ±åãã£ãã·ã¥ã®ã¯ãªã¼ã³ã¨ç¡å¹å
|
---|
420 | */
|
---|
421 | Inline void
|
---|
422 | arm_clean_and_invalidate_dcache(void)
|
---|
423 | {
|
---|
424 | #if __TARGET_ARCH_ARM <= 5
|
---|
425 | armv5_clean_and_invalidate_dcache();
|
---|
426 | #elif __TARGET_ARCH_ARM == 6
|
---|
427 | CP15_CLEAN_AND_INVALIDATE_DCACHE();
|
---|
428 | CP15_CLEAN_AND_INVALIDATE_UCACHE();
|
---|
429 | #else
|
---|
430 | armv7_clean_and_invalidate_dcache();
|
---|
431 | #endif
|
---|
432 | }
|
---|
433 |
|
---|
434 | /*
|
---|
435 | * å½ä»¤ãã£ãã·ã¥ã®ç¡å¹å
|
---|
436 | */
|
---|
437 | Inline void
|
---|
438 | arm_invalidate_icache(void)
|
---|
439 | {
|
---|
440 | CP15_INVALIDATE_ICACHE();
|
---|
441 | }
|
---|
442 |
|
---|
443 | /*
|
---|
444 | * åå²äºæ¸¬ã®ç¡å¹å
|
---|
445 | */
|
---|
446 | Inline void
|
---|
447 | arm_invalidate_bp(void)
|
---|
448 | {
|
---|
449 | CP15_INVALIDATE_BP();
|
---|
450 | data_sync_barrier();
|
---|
451 | inst_sync_barrier();
|
---|
452 | }
|
---|
453 |
|
---|
454 | /*
|
---|
455 | * TLBã®ç¡å¹å
|
---|
456 | */
|
---|
457 | Inline void
|
---|
458 | arm_invalidate_tlb(void)
|
---|
459 | {
|
---|
460 | CP15_INVALIDATE_TLB();
|
---|
461 | data_sync_barrier();
|
---|
462 | }
|
---|
463 |
|
---|
464 | #endif /* TOPPERS_MACRO_ONLY */
|
---|
465 | #endif /* TOPPERS_ARM_H */
|
---|