[136] | 1 | /*
|
---|
| 2 | * TOPPERS/ASP Kernel
|
---|
| 3 | * Toyohashi Open Platform for Embedded Real-Time Systems/
|
---|
| 4 | * Just Standard Profile Kernel
|
---|
| 5 | *
|
---|
| 6 | * Copyright (C) 2015 by 3rd Designing Center
|
---|
| 7 | * Imageing System Development Division RICOH COMPANY, LTD.
|
---|
| 8 | *
|
---|
| 9 | * ä¸è¨èä½æ¨©è
|
---|
| 10 | ã¯ï¼ä»¥ä¸ã® (1)ï½(4) ã®æ¡ä»¶ãï¼Free Software Foundation
|
---|
| 11 | * ã«ãã£ã¦å
|
---|
| 12 | ¬è¡¨ããã¦ãã GNU General Public License ã® Version 2 ã«è¨
|
---|
| 13 | * è¿°ããã¦ããæ¡ä»¶ãæºããå ´åã«éãï¼æ¬ã½ããã¦ã§ã¢ï¼æ¬ã½ããã¦ã§ã¢
|
---|
| 14 | * ãæ¹å¤ãããã®ãå«ãï¼ä»¥ä¸åãï¼ã使ç¨ã»è¤è£½ã»æ¹å¤ã»åé
|
---|
| 15 | å¸ï¼ä»¥ä¸ï¼
|
---|
| 16 | * å©ç¨ã¨å¼ã¶ï¼ãããã¨ãç¡åã§è¨±è«¾ããï¼
|
---|
| 17 | * (1) æ¬ã½ããã¦ã§ã¢ãã½ã¼ã¹ã³ã¼ãã®å½¢ã§å©ç¨ããå ´åã«ã¯ï¼ä¸è¨ã®èä½
|
---|
| 18 | * 権表示ï¼ãã®å©ç¨æ¡ä»¶ããã³ä¸è¨ã®ç¡ä¿è¨¼è¦å®ãï¼ãã®ã¾ã¾ã®å½¢ã§ã½ã¼
|
---|
| 19 | * ã¹ã³ã¼ãä¸ã«å«ã¾ãã¦ãããã¨ï¼
|
---|
| 20 | * (2) æ¬ã½ããã¦ã§ã¢ãï¼ã©ã¤ãã©ãªå½¢å¼ãªã©ï¼ä»ã®ã½ããã¦ã§ã¢éçºã«ä½¿
|
---|
| 21 | * ç¨ã§ããå½¢ã§åé
|
---|
| 22 | å¸ããå ´åã«ã¯ï¼åé
|
---|
| 23 | å¸ã«ä¼´ãããã¥ã¡ã³ãï¼å©ç¨
|
---|
| 24 | * è
|
---|
| 25 | ããã¥ã¢ã«ãªã©ï¼ã«ï¼ä¸è¨ã®èä½æ¨©è¡¨ç¤ºï¼ãã®å©ç¨æ¡ä»¶ããã³ä¸è¨
|
---|
| 26 | * ã®ç¡ä¿è¨¼è¦å®ãæ²è¼ãããã¨ï¼
|
---|
| 27 | * (3) æ¬ã½ããã¦ã§ã¢ãï¼æ©å¨ã«çµã¿è¾¼ããªã©ï¼ä»ã®ã½ããã¦ã§ã¢éçºã«ä½¿
|
---|
| 28 | * ç¨ã§ããªãå½¢ã§åé
|
---|
| 29 | å¸ããå ´åã«ã¯ï¼æ¬¡ã®ããããã®æ¡ä»¶ãæºããã
|
---|
| 30 | * ã¨ï¼
|
---|
| 31 | * (a) åé
|
---|
| 32 | å¸ã«ä¼´ãããã¥ã¡ã³ãï¼å©ç¨è
|
---|
| 33 | ããã¥ã¢ã«ãªã©ï¼ã«ï¼ä¸è¨ã®è
|
---|
| 34 | * ä½æ¨©è¡¨ç¤ºï¼ãã®å©ç¨æ¡ä»¶ããã³ä¸è¨ã®ç¡ä¿è¨¼è¦å®ãæ²è¼ãããã¨ï¼
|
---|
| 35 | * (b) åé
|
---|
| 36 | å¸ã®å½¢æ
|
---|
| 37 | ãï¼å¥ã«å®ããæ¹æ³ã«ãã£ã¦ï¼TOPPERSããã¸ã§ã¯ãã«
|
---|
| 38 | * å ±åãããã¨ï¼
|
---|
| 39 | * (4) æ¬ã½ããã¦ã§ã¢ã®å©ç¨ã«ããç´æ¥çã¾ãã¯éæ¥çã«çãããããªãæ
|
---|
| 40 | * 害ãããï¼ä¸è¨èä½æ¨©è
|
---|
| 41 | ããã³TOPPERSããã¸ã§ã¯ããå
|
---|
| 42 | 責ãããã¨ï¼
|
---|
| 43 | *
|
---|
| 44 | * æ¬ã½ããã¦ã§ã¢ã¯ï¼ç¡ä¿è¨¼ã§æä¾ããã¦ãããã®ã§ããï¼ä¸è¨èä½æ¨©è
|
---|
| 45 | ã
|
---|
| 46 | * ãã³TOPPERSããã¸ã§ã¯ãã¯ï¼æ¬ã½ããã¦ã§ã¢ã«é¢ãã¦ï¼ãã®é©ç¨å¯è½æ§ã
|
---|
| 47 | * å«ãã¦ï¼ãããªãä¿è¨¼ãè¡ããªãï¼ã¾ãï¼æ¬ã½ããã¦ã§ã¢ã®å©ç¨ã«ããç´
|
---|
| 48 | * æ¥çã¾ãã¯éæ¥çã«çãããããªãæ害ã«é¢ãã¦ãï¼ãã®è²¬ä»»ãè² ããªãï¼
|
---|
| 49 | *
|
---|
| 50 | * @(#) $Id: cmsis.h,v 1.1 2015/07/27 22:56:07 roi Exp $
|
---|
| 51 | */
|
---|
| 52 |
|
---|
| 53 | #ifndef _CMSIS_F4_H_
|
---|
| 54 | #define _CMSIS_F4_H_
|
---|
| 55 |
|
---|
| 56 | #define __NVIC_PRIO_BITS 4 /* STM32F4XX uses 4 Bits for the Priority Levels */
|
---|
| 57 |
|
---|
| 58 | /* Memory mapping of Cortex-M4 Hardware */
|
---|
| 59 | #define TADR_ITM_BASE (0xE0000000UL) /* ITM Base Address */
|
---|
| 60 | #define TOFF_ITM_PORT 0x0000 /* (W) ITM Stimulus Port Registers */
|
---|
| 61 | #define TOFF_ITM_TER 0x0E00 /* (RW) ITM Trace Enable Register */
|
---|
| 62 | #define TOFF_ITM_TPR 0x0E40 /* (RW) ITM Trace Privilege Register */
|
---|
| 63 | #define TOFF_ITM_TCR 0x0E80 /* (RW) ITM Trace Control Register */
|
---|
| 64 | #define TADR_SCS_BASE (0xE000E000UL) /* System Control Space Base Address */
|
---|
| 65 | #define TOFF_SCS_ICTR 0x0004 /* (R) Interrupt Controller Type Register */
|
---|
| 66 | #define TOFF_SCS_ACTLR 0x0008 /* (RW) Auxiliary Control Register */
|
---|
| 67 | #define TADR_COREDEBUG_BASE (0xE000EDF0UL) /* Core Debug Base Address */
|
---|
| 68 | #define TADR_SYSTICK_BASE (TADR_SCS_BASE+0x0010UL) /* SysTick Base Address */
|
---|
| 69 | #define TOFF_SYSTICK_CTRL 0x0000 /* (RW) SysTick Control and Status Register */
|
---|
| 70 | #define TOFF_SYSTICK_LOAD 0x0004 /* (RW) SysTick Reload Value Register */
|
---|
| 71 | #define TOFF_SYSTICK_VAL 0x0008 /* (RW) SysTick Current Value Register */
|
---|
| 72 | #define TOFF_SYSTICK_CALIB 0x000C /* (R) SysTick Calibration Register */
|
---|
| 73 | #define TADR_NVIC_BASE (TADR_SCS_BASE+0x0100UL) /* NVIC Base Address */
|
---|
| 74 | #define TOFF_NVIC_ISER 0x0000 /* (RW) Interrupt Set Enable Register */
|
---|
| 75 | #define TOFF_NVIC_ICER 0x0080 /* (RW) Interrupt Clear Enable Register */
|
---|
| 76 | #define TOFF_NVIC_ISPR 0x0100 /* (RW) Interrupt Set Pending Register */
|
---|
| 77 | #define TOFF_NVIC_ICPR 0x0180 /* (RW) Interrupt Clear Pending Register */
|
---|
| 78 | #define TOFF_NVIC_IABR 0x0200 /* (RW) Interrupt Active bit Register */
|
---|
| 79 | #define TOFF_NVIC_IP 0x0300 /* (RW) Interrupt Priority Register (8Bit wide) */
|
---|
| 80 | #define TOFF_NVIC_STIR 0x0E00 /* (W) Software Trigger Interrupt Register */
|
---|
| 81 | #define TADR_SCB_BASE (TADR_SCS_BASE+0x0D00UL) /* System Control Block Base Address */
|
---|
| 82 | #define TOFF_SCB_CPUID 0x0000 /* (R) CPUID Base Register */
|
---|
| 83 | #define TOFF_SCB_ICSR 0x0004 /* (RW) Interrupt Control and State Register */
|
---|
| 84 | #define TOFF_SCB_VTOR 0x0008 /* (RW) Vector Table Offset Register */
|
---|
| 85 | #define TOFF_SCB_AIRCR 0x000C /* (RW) Application Interrupt and Reset Control Register */
|
---|
| 86 | #define TOFF_SCB_SCR 0x0010 /* (RW) System Control Register */
|
---|
| 87 | #define TOFF_SCB_CCR 0x0014 /* (RW) Configuration Control Register */
|
---|
| 88 | #define TOFF_SCB_SHP4 0x0018 /* (RW-8) System Handlers Priority Registers 4 */
|
---|
| 89 | #define TOFF_SCB_SHP5 0x0019 /* (RW-8) System Handlers Priority Registers 5 */
|
---|
| 90 | #define TOFF_SCB_SHP6 0x001A /* (RW-8) System Handlers Priority Registers 6 */
|
---|
| 91 | #define TOFF_SCB_SHP7 0x001B /* (RW-8) System Handlers Priority Registers 7 */
|
---|
| 92 | #define TOFF_SCB_SHP8 0x001C /* (RW-8) System Handlers Priority Registers 8 */
|
---|
| 93 | #define TOFF_SCB_SHP9 0x001D /* (RW-8) System Handlers Priority Registers 9 */
|
---|
| 94 | #define TOFF_SCB_SHP10 0x001E /* (RW-8) System Handlers Priority Registers 10 */
|
---|
| 95 | #define TOFF_SCB_SHP11 0x001F /* (RW-8) System Handlers Priority Registers 11 */
|
---|
| 96 | #define TOFF_SCB_SHP12 0x0020 /* (RW-8) System Handlers Priority Registers 12 */
|
---|
| 97 | #define TOFF_SCB_SHP13 0x0021 /* (RW-8) System Handlers Priority Registers 13 */
|
---|
| 98 | #define TOFF_SCB_SHP14 0x0022 /* (RW-8) System Handlers Priority Registers 14 */
|
---|
| 99 | #define TOFF_SCB_SHP15 0x0023 /* (RW-8) System Handlers Priority Registers 15 */
|
---|
| 100 | #define TOFF_SCB_SHCSR 0x0024 /* (RW) System Handler Control and State Register */
|
---|
| 101 | #define TOFF_SCB_CFSR 0x0028 /* (RW) Configurable Fault Status Register */
|
---|
| 102 | #define TOFF_SCB_HFSR 0x002C /* (RW) HardFault Status Register */
|
---|
| 103 | #define TOFF_SCB_DFSR 0x0030 /* (RW) Debug Fault Status Register */
|
---|
| 104 | #define TOFF_SCB_MMFAR 0x0034 /* (RW) MemManage Fault Address Register */
|
---|
| 105 | #define TOFF_SCB_BFAR 0x0038 /* (RW) BusFault Address Register */
|
---|
| 106 | #define TOFF_SCB_AFSR 0x003C /* (RW) Auxiliary Fault Status Register */
|
---|
| 107 | #define TOFF_SCB_PFR0 0x0040 /* (R) Processor Feature Register 0 */
|
---|
| 108 | #define TOFF_SCB_PFR1 0x0044 /* (R) Processor Feature Register 1 */
|
---|
| 109 | #define TOFF_SCB_DFR 0x0048 /* (R) Debug Feature Register */
|
---|
| 110 | #define TOFF_SCB_ADR 0x004C /* (R) Auxiliary Feature Register */
|
---|
| 111 | #define TOFF_SCB_MMFR0 0x0050 /* (R) Memory Model Feature Register 0 */
|
---|
| 112 | #define TOFF_SCB_MMFR1 0x0054 /* (R) Memory Model Feature Register 1 */
|
---|
| 113 | #define TOFF_SCB_MMFR2 0x0058 /* (R) Memory Model Feature Register 2 */
|
---|
| 114 | #define TOFF_SCB_MMFR3 0x005C /* (R) Memory Model Feature Register 3 */
|
---|
| 115 | #define TOFF_SCB_ISAR0 0x0060 /* (R) Instruction Set Attributes Register 0 */
|
---|
| 116 | #define TOFF_SCB_ISAR1 0x0064 /* (R) Instruction Set Attributes Register 1 */
|
---|
| 117 | #define TOFF_SCB_ISAR2 0x0068 /* (R) Instruction Set Attributes Register 2 */
|
---|
| 118 | #define TOFF_SCB_ISAR3 0x006C /* (R) Instruction Set Attributes Register 3 */
|
---|
| 119 | #define TOFF_SCB_ISAR4 0x0070 /* (R) Instruction Set Attributes Register 4 */
|
---|
| 120 | #define TOFF_SCB_CPACR 0x0088 /* (RW) Coprocessor Access Control Register */
|
---|
| 121 |
|
---|
| 122 | #endif /* _CMSIS_F4_H_ */
|
---|
| 123 |
|
---|