1 | /*
|
---|
2 | * TOPPERS/JSP Kernel
|
---|
3 | * Toyohashi Open Platform for Embedded Real-Time Systems/
|
---|
4 | * Just Standard Profile Kernel
|
---|
5 | *
|
---|
6 | * Copyright (C) 2000-2003 by Embedded and Real-Time Systems Laboratory
|
---|
7 | * Toyohashi Univ. of Technology, JAPAN
|
---|
8 | * Copyright (C) 2005-2011 by Embedded and Real-Time Systems Laboratory
|
---|
9 | * Graduate School of Information Science, Nagoya Univ., JAPAN
|
---|
10 | *
|
---|
11 | * ä¸è¨èä½æ¨©è
|
---|
12 | ã¯ï¼Free Software Foundation ã«ãã£ã¦å
|
---|
13 | ¬è¡¨ããã¦ãã
|
---|
14 | * GNU General Public License ã® Version 2 ã«è¨è¿°ããã¦ããæ¡ä»¶ãï¼ä»¥
|
---|
15 | * ä¸ã®(1)ï½(4)ã®æ¡ä»¶ãæºããå ´åã«éãï¼æ¬ã½ããã¦ã§ã¢ï¼æ¬ã½ããã¦ã§
|
---|
16 | * ã¢ãæ¹å¤ãããã®ãå«ãï¼ä»¥ä¸åãï¼ã使ç¨ã»è¤è£½ã»æ¹å¤ã»åé
|
---|
17 | å¸ï¼ä»¥ä¸ï¼
|
---|
18 | * å©ç¨ã¨å¼ã¶ï¼ãããã¨ãç¡åã§è¨±è«¾ããï¼
|
---|
19 | * (1) æ¬ã½ããã¦ã§ã¢ãã½ã¼ã¹ã³ã¼ãã®å½¢ã§å©ç¨ããå ´åã«ã¯ï¼ä¸è¨ã®èä½
|
---|
20 | * 権表示ï¼ãã®å©ç¨æ¡ä»¶ããã³ä¸è¨ã®ç¡ä¿è¨¼è¦å®ãï¼ãã®ã¾ã¾ã®å½¢ã§ã½ã¼
|
---|
21 | * ã¹ã³ã¼ãä¸ã«å«ã¾ãã¦ãããã¨ï¼
|
---|
22 | * (2) æ¬ã½ããã¦ã§ã¢ãåå©ç¨å¯è½ãªãã¤ããªã³ã¼ãï¼ãªãã±ã¼ã¿ãã«ãªã
|
---|
23 | * ã¸ã§ã¯ããã¡ã¤ã«ãã©ã¤ãã©ãªãªã©ï¼ã®å½¢ã§å©ç¨ããå ´åã«ã¯ï¼å©ç¨
|
---|
24 | * ã«ä¼´ãããã¥ã¡ã³ãï¼å©ç¨è
|
---|
25 | ããã¥ã¢ã«ãªã©ï¼ã«ï¼ä¸è¨ã®èä½æ¨©è¡¨ç¤ºï¼
|
---|
26 | * ãã®å©ç¨æ¡ä»¶ããã³ä¸è¨ã®ç¡ä¿è¨¼è¦å®ãæ²è¼ãããã¨ï¼
|
---|
27 | * (3) æ¬ã½ããã¦ã§ã¢ãåå©ç¨ä¸å¯è½ãªãã¤ããªã³ã¼ãã®å½¢ã¾ãã¯æ©å¨ã«çµ
|
---|
28 | * ã¿è¾¼ãã å½¢ã§å©ç¨ããå ´åã«ã¯ï¼æ¬¡ã®ããããã®æ¡ä»¶ãæºãããã¨ï¼
|
---|
29 | * (a) å©ç¨ã«ä¼´ãããã¥ã¡ã³ãï¼å©ç¨è
|
---|
30 | ããã¥ã¢ã«ãªã©ï¼ã«ï¼ä¸è¨ã®èä½
|
---|
31 | * 権表示ï¼ãã®å©ç¨æ¡ä»¶ããã³ä¸è¨ã®ç¡ä¿è¨¼è¦å®ãæ²è¼ãããã¨ï¼
|
---|
32 | * (b) å©ç¨ã®å½¢æ
|
---|
33 | ãï¼å¥ã«å®ããæ¹æ³ã«ãã£ã¦ï¼ä¸è¨èä½æ¨©è
|
---|
34 | ã«å ±åãã
|
---|
35 | * ãã¨ï¼
|
---|
36 | * (4) æ¬ã½ããã¦ã§ã¢ã®å©ç¨ã«ããç´æ¥çã¾ãã¯éæ¥çã«çãããããªãæ
|
---|
37 | * 害ãããï¼ä¸è¨èä½æ¨©è
|
---|
38 | ãå
|
---|
39 | 責ãããã¨ï¼
|
---|
40 | *
|
---|
41 | * æ¬ã½ããã¦ã§ã¢ã¯ï¼ç¡ä¿è¨¼ã§æä¾ããã¦ãããã®ã§ããï¼ä¸è¨èä½æ¨©è
|
---|
42 | ã¯ï¼
|
---|
43 | * æ¬ã½ããã¦ã§ã¢ã«é¢ãã¦ï¼ãã®é©ç¨å¯è½æ§ãå«ãã¦ï¼ãããªãä¿è¨¼ãè¡ã
|
---|
44 | * ãªãï¼ã¾ãï¼æ¬ã½ããã¦ã§ã¢ã®å©ç¨ã«ããç´æ¥çã¾ãã¯éæ¥çã«çããã
|
---|
45 | * ããªãæ害ã«é¢ãã¦ãï¼ãã®è²¬ä»»ãè² ããªãï¼
|
---|
46 | *
|
---|
47 | */
|
---|
48 | #ifndef TOPPERS_ST32F_H
|
---|
49 | #define TOPPERS_ST32F_H
|
---|
50 |
|
---|
51 | #include <sil.h>
|
---|
52 |
|
---|
53 | /*
|
---|
54 | * ARM-Mä¾åé¨ã®ã¤ã³ã¯ã«ã¼ã
|
---|
55 | */
|
---|
56 | #include "arm_m_gcc/common/arm_m.h"
|
---|
57 |
|
---|
58 | /*
|
---|
59 | * å²è¾¼ã¿çªå·ã®æ大å¤
|
---|
60 | */
|
---|
61 | #define TMAX_INTNO (16 + 42)
|
---|
62 |
|
---|
63 | /*
|
---|
64 | * å²è¾¼ã¿åªå
|
---|
65 | 度ãããå¹
|
---|
66 | ä¸ã®ãµãåªå
|
---|
67 | 度ã®ãããå¹
|
---|
68 |
|
---|
69 | */
|
---|
70 | #define TBITW_SUBIPRI 0
|
---|
71 |
|
---|
72 | /*
|
---|
73 | * å²è¾¼ã¿ãã¯ã¿çªå·å®ç¾©
|
---|
74 | */
|
---|
75 | #define IRQ_VECTOR_USART1 (16 + 37)
|
---|
76 | #define IRQ_VECTOR_USART2 (16 + 38)
|
---|
77 |
|
---|
78 |
|
---|
79 | /*
|
---|
80 | * ããªãã§ã©ã«ã¬ã¸ã¹ã¿å®ç¾©
|
---|
81 | */
|
---|
82 | #define PERIPH_REG_BASE (0x40000000UL)
|
---|
83 | #define SRAM_BASE (0x20000000UL)
|
---|
84 |
|
---|
85 | #define APB1_PERIPH (PERIPH_REG_BASE)
|
---|
86 | #define APB2_PERIPH (PERIPH_REG_BASE + 0x10000)
|
---|
87 | #define AHB_PERIPH (PERIPH_REG_BASE + 0x20000)
|
---|
88 |
|
---|
89 | /* BUS:APB1 */
|
---|
90 | #define TIM2_BASE (APB1_PERIPH)
|
---|
91 | #define TIM3_BASE (APB1_PERIPH + 0x400)
|
---|
92 | #define TIM4_BASE (APB1_PERIPH + 0x800)
|
---|
93 | #define RTC_BASE (APB1_PERIPH + 0x2800)
|
---|
94 | #define WWDG_BASE (APB1_PERIPH + 0x2C00)
|
---|
95 | #define IWDG_BASE (APB1_PERIPH + 0x3000)
|
---|
96 | #define SPI2_BASE (APB1_PERIPH + 0x3800)
|
---|
97 | #define USART2_BASE (APB1_PERIPH + 0x4400)
|
---|
98 | #define USART3_BASE (APB1_PERIPH + 0x4800)
|
---|
99 | #define I2C1_BASE (APB1_PERIPH + 0x5400)
|
---|
100 | #define I2C2_BASE (APB1_PERIPH + 0x5800)
|
---|
101 | #define USB_BASE (APB1_PERIPH + 0x5C00)
|
---|
102 | #define CAN_BASE (APB1_PERIPH + 0x6400)
|
---|
103 | #define BKP_BASE (APB1_PERIPH + 0x6C00)
|
---|
104 | #define PWR_BASE (APB1_PERIPH + 0x7000)
|
---|
105 |
|
---|
106 | /* BUS:APB2 */
|
---|
107 | #define AFIO_BASE (APB2_PERIPH)
|
---|
108 | #define EXTI_BASE (APB2_PERIPH + 0x400)
|
---|
109 | #define GPIOA_BASE (APB2_PERIPH + 0x800)
|
---|
110 | #define GPIOB_BASE (APB2_PERIPH + 0xC00)
|
---|
111 | #define GPIOC_BASE (APB2_PERIPH + 0x1000)
|
---|
112 | #define GPIOD_BASE (APB2_PERIPH + 0x1400)
|
---|
113 | #define GPIOE_BASE (APB2_PERIPH + 0x1800)
|
---|
114 | #define ADC1_BASE (APB2_PERIPH + 0x2400)
|
---|
115 | #define ADC2_BASE (APB2_PERIPH + 0x2800)
|
---|
116 | #define TIM1_BASE (APB2_PERIPH + 0x2C00)
|
---|
117 | #define SPI1_BASE (APB2_PERIPH + 0x3000)
|
---|
118 | #define USART1_BASE (APB2_PERIPH + 0x3800)
|
---|
119 |
|
---|
120 | /* BUS:AHB */
|
---|
121 | #define DMA_BASE (AHB_PERIPH)
|
---|
122 | #define RCC_BASE (AHB_PERIPH + 0x1000)
|
---|
123 | #define FLASH_BASE (AHB_PERIPH + 0x2000)
|
---|
124 |
|
---|
125 | /* System Control space */
|
---|
126 | #define SCS_BASE (0xE000E000)
|
---|
127 | #define SYSTM_BASE (SCS_BASE + 0x0010)
|
---|
128 | #define NVIC_BASE (SCS_BASE + 0x0100)
|
---|
129 | #define SYSCB_BASE (SCS_BASE + 0x0D00)
|
---|
130 |
|
---|
131 | /* RCC */
|
---|
132 | #define RCC_CR (RCC_BASE)
|
---|
133 | #define RCC_CFGR (RCC_BASE + 0x04)
|
---|
134 | #define RCC_CIR (RCC_BASE + 0x08)
|
---|
135 | #define RCC_APB2RSTR (RCC_BASE + 0x0C)
|
---|
136 | #define RCC_APB1RSTR (RCC_BASE + 0x10)
|
---|
137 | #define RCC_AHBENR (RCC_BASE + 0x14)
|
---|
138 | #define RCC_APB2ENR (RCC_BASE + 0x18)
|
---|
139 | #define RCC_APB1ENR (RCC_BASE + 0x1C)
|
---|
140 | #define RCC_BDCR (RCC_BASE + 0x20)
|
---|
141 | #define RCC_CSR (RCC_BASE + 0x24)
|
---|
142 |
|
---|
143 |
|
---|
144 | /* NVIC */
|
---|
145 | #define NVIC_ENAVLE_REG(ch) (NVIC_BASE + ((ch) >> 5))
|
---|
146 | #define NVIC_DISABLE_REG(ch) (NVIC_BASE + 0x80 + ((ch) >> 5))
|
---|
147 | #define NVIC_SET_PEND_REG(ch) (NVIC_BASE + 0x100 + ((ch) >> 5))
|
---|
148 | #define NVIC_CLEAR_PEND_REG(ch) (NVIC_BASE + 0x180 + ((ch) >> 5))
|
---|
149 | #define NVIC_ACTIVE_REG(ch) (NVIC_BASE + 0x200 + ((ch) >> 5))
|
---|
150 | #define NVIC_PRIO_REG(ch) (NVIC_BASE + 0x300 + ((ch) >> 2))
|
---|
151 |
|
---|
152 | /* GPIOx */
|
---|
153 | #define GPIO_CRL(x) (x)
|
---|
154 | #define GPIO_CRH(x) ((x) + 0x04)
|
---|
155 | #define GPIO_IDR(x) ((x) + 0x08)
|
---|
156 | #define GPIO_ODR(x) ((x) + 0x0C)
|
---|
157 | #define GPIO_BSRR(x) ((x) + 0x10)
|
---|
158 | #define GPIO_BRR(x) ((x) + 0x14)
|
---|
159 | #define GPIO_LCKR(x) ((x) + 0x18)
|
---|
160 |
|
---|
161 | /* AFIO */
|
---|
162 | #define AFIO_EVCR (AFIO_BASE)
|
---|
163 | #define AFIO_MAPR (AFIO_BASE + 0x04)
|
---|
164 | #define AFIO_EXTICR1 (AFIO_BASE + 0x08)
|
---|
165 | #define AFIO_EXTICR2 (AFIO_BASE + 0x0C)
|
---|
166 | #define AFIO_EXTICR3 (AFIO_BASE + 0x10)
|
---|
167 | #define AFIO_EXTICR4 (AFIO_BASE + 0x14)
|
---|
168 |
|
---|
169 | /* FLASH */
|
---|
170 | #define FLASH_ACR (FLASH_BASE)
|
---|
171 |
|
---|
172 | /* RCCã¬ã¸ã¹ã¿å®ç¾© */
|
---|
173 | #define CR_PLL_RDY (0x02000000)
|
---|
174 | #define CR_PLL_ON (0x01000000)
|
---|
175 | #define CR_HSE_RDY (0x00020000)
|
---|
176 | #define CR_HSE_ON (0x00010000)
|
---|
177 | #define CR_HSI_RDY (0x00000002)
|
---|
178 | #define CR_HSI_ON (0x00000001)
|
---|
179 | #define CFGR_PLLMUL_MASK (0x003C0000)
|
---|
180 | #define CFGR_PLL_XTPRE (0x00020000)
|
---|
181 | #define CFGR_PLL_SRC (0x00010000)
|
---|
182 | #define CFGR_HPRE_MASK (0x000000F0)
|
---|
183 | #define CFGR_PPRE2_MASK (0x00003800)
|
---|
184 | #define CFGR_PPRE1_MASK (0x00000700)
|
---|
185 | #define CFGR_SWS_MASK (0x0000000C)
|
---|
186 | #define CFGR_SW_MASK (0x00000003)
|
---|
187 | #define CFGR_SW_PLL (0x02)
|
---|
188 | #define APB1ENR_USART2_EN (0x00020000)
|
---|
189 | #define APB2ENR_ADC3_EN (0x8000)
|
---|
190 | #define APB2ENR_USART1_EN (0x4000)
|
---|
191 | #define APB2ENR_TIM8_EN (0x2000)
|
---|
192 | #define APB2ENR_SPI1_EN (0x1000)
|
---|
193 | #define APB2ENR_TIM1_EN (0x0800)
|
---|
194 | #define APB2ENR_ADC2_EN (0x0400)
|
---|
195 | #define APB2ENR_ADC1_EN (0x0200)
|
---|
196 | #define APB2ENR_IOPG_EN (0x0100)
|
---|
197 | #define APB2ENR_IOPF_EN (0x0080)
|
---|
198 | #define APB2ENR_IOPE_EN (0x0040)
|
---|
199 | #define APB2ENR_IOPD_EN (0x0020)
|
---|
200 | #define APB2ENR_IOPC_EN (0x0010)
|
---|
201 | #define APB2ENR_IOPB_EN (0x0008)
|
---|
202 | #define APB2ENR_IOPA_EN (0x0004)
|
---|
203 | #define APB2ENR_AFIO_EN (0x0001)
|
---|
204 | #define AHBENR_SDIO_EN (0x0400)
|
---|
205 | #define AHBENR_FSMC_EN (0x0100)
|
---|
206 | #define AHBENR_CRCE_EN (0x0040)
|
---|
207 | #define AHBENR_FLITF_EN (0x0010)
|
---|
208 | #define AHBENR_SRAM_EN (0x0004)
|
---|
209 | #define AHBENR_DMA_EN (0x0001)
|
---|
210 |
|
---|
211 | /* FLASHã¬ã¸ã¹ã¿å®ç¾© */
|
---|
212 | #define ACR_PRFTBE (0x10)
|
---|
213 | #define ACR_LATENCY_MASK (0x07)
|
---|
214 | #define ACR_LATENCY_ZERO (0x00)
|
---|
215 | #define ACR_LATENCY_ONE (0x01)
|
---|
216 | #define ACR_LATENCY_TWO (0x02)
|
---|
217 |
|
---|
218 | /* GPIOxã¬ã¸ã¹ã¿å®ç¾© */
|
---|
219 | #define CNF_IN_ANALOG (0x00)
|
---|
220 | #define CNF_IN_FLOATING (0x01)
|
---|
221 | #define CNF_IN_PULL (0x02)
|
---|
222 | #define CNF_OUT_GP_PP (0x00)
|
---|
223 | #define CNF_OUT_GP_OD (0x01)
|
---|
224 | #define CNF_OUT_AF_PP (0x02)
|
---|
225 | #define CNF_OUT_AF_OD (0x03)
|
---|
226 | #define MODE_INPUT (0x00)
|
---|
227 | #define MODE_OUTPUT_10MHZ (0x01)
|
---|
228 | #define MODE_OUTPUT_2MHZ (0x02)
|
---|
229 | #define MODE_OUTPUT_50MHZ (0x03)
|
---|
230 |
|
---|
231 | #define CR_MODE_MASK(x) (0x03 << ((x) << 2))
|
---|
232 | #define CR_CNF_MASK(x) (0x0C << ((x) << 2))
|
---|
233 | #define CR_MODE(x,v) (((v) & 0x03) << ((x) << 2))
|
---|
234 | #define CR_CNF(x,v) ((((v) << 2) & 0x0C) << ((x) << 2))
|
---|
235 |
|
---|
236 | /* AFIOã¬ã¸ã¹ã¿å®ç¾© */
|
---|
237 | #define MAPR_USART2_REMAP (0x0008)
|
---|
238 |
|
---|
239 | #ifndef TOPPERS_MACRO_ONLY
|
---|
240 | /*
|
---|
241 | * GPIOã¬ã¸ã¹ã¿æä½é¢æ°
|
---|
242 | */
|
---|
243 | Inline void
|
---|
244 | set_cr_mode(uint32_t reg, uint_t p, int_t v)
|
---|
245 | {
|
---|
246 | if (p < 8) {
|
---|
247 | sil_andw((void*)GPIO_CRL(reg), ~CR_MODE_MASK(p));
|
---|
248 | sil_orw((void*)GPIO_CRL(reg), CR_MODE(p, v));
|
---|
249 | } else if (8 <= p && p < 16) {
|
---|
250 | sil_andw((void*)GPIO_CRH(reg), ~CR_MODE_MASK(p - 8));
|
---|
251 | sil_orw((void*)GPIO_CRH(reg), CR_MODE(p - 8, v));
|
---|
252 | }
|
---|
253 | }
|
---|
254 |
|
---|
255 | Inline void
|
---|
256 | set_cr_cnf(uint32_t reg, uint_t p, int_t v)
|
---|
257 | {
|
---|
258 | if (p < 8) {
|
---|
259 | sil_andw((void*)GPIO_CRL(reg), ~CR_CNF_MASK(p));
|
---|
260 | sil_orw((void*)GPIO_CRL(reg), CR_CNF(p, v));
|
---|
261 | } else if (8 <= p && p < 16) {
|
---|
262 | sil_andw((void*)GPIO_CRH(reg), ~CR_CNF_MASK(p - 8));
|
---|
263 | sil_orw((void*)GPIO_CRH(reg), CR_CNF(p - 8, v));
|
---|
264 | }
|
---|
265 | }
|
---|
266 |
|
---|
267 | Inline void
|
---|
268 | set_port_pull(uint32_t reg, uint_t p, bool_t up)
|
---|
269 | {
|
---|
270 | if (up) {
|
---|
271 | sil_wrw_mem((void*)GPIO_BSRR(reg), 0x01 << p);
|
---|
272 | } else {
|
---|
273 | sil_wrw_mem((void*)GPIO_BRR(reg), 0x01 << p);
|
---|
274 | }
|
---|
275 | }
|
---|
276 |
|
---|
277 | #endif /* TOPPERS_MACRO_ONLY */
|
---|
278 | #endif /* TOPPERS_ST32F_H */
|
---|