1 | /*
|
---|
2 | * TOPPERS/ASP Kernel
|
---|
3 | * Toyohashi Open Platform for Embedded Real-Time Systems/
|
---|
4 | * Advanced Standard Profile Kernel
|
---|
5 | *
|
---|
6 | * Copyright (C) 2008-2015 by Embedded and Real-Time Systems Laboratory
|
---|
7 | * Graduate School of Information Science, Nagoya Univ., JAPAN
|
---|
8 | *
|
---|
9 | * ä¸è¨èä½æ¨©è
|
---|
10 | ã¯ï¼ä»¥ä¸ã®(1)ï½(4)ã®æ¡ä»¶ãæºããå ´åã«éãï¼æ¬ã½ããã¦ã§
|
---|
11 | * ã¢ï¼æ¬ã½ããã¦ã§ã¢ãæ¹å¤ãããã®ãå«ãï¼ä»¥ä¸åãï¼ã使ç¨ã»è¤è£½ã»æ¹
|
---|
12 | * å¤ã»åé
|
---|
13 | å¸ï¼ä»¥ä¸ï¼å©ç¨ã¨å¼ã¶ï¼ãããã¨ãç¡åã§è¨±è«¾ããï¼
|
---|
14 | * (1) æ¬ã½ããã¦ã§ã¢ãã½ã¼ã¹ã³ã¼ãã®å½¢ã§å©ç¨ããå ´åã«ã¯ï¼ä¸è¨ã®èä½
|
---|
15 | * 権表示ï¼ãã®å©ç¨æ¡ä»¶ããã³ä¸è¨ã®ç¡ä¿è¨¼è¦å®ãï¼ãã®ã¾ã¾ã®å½¢ã§ã½ã¼
|
---|
16 | * ã¹ã³ã¼ãä¸ã«å«ã¾ãã¦ãããã¨ï¼
|
---|
17 | * (2) æ¬ã½ããã¦ã§ã¢ãï¼ã©ã¤ãã©ãªå½¢å¼ãªã©ï¼ä»ã®ã½ããã¦ã§ã¢éçºã«ä½¿
|
---|
18 | * ç¨ã§ããå½¢ã§åé
|
---|
19 | å¸ããå ´åã«ã¯ï¼åé
|
---|
20 | å¸ã«ä¼´ãããã¥ã¡ã³ãï¼å©ç¨
|
---|
21 | * è
|
---|
22 | ããã¥ã¢ã«ãªã©ï¼ã«ï¼ä¸è¨ã®èä½æ¨©è¡¨ç¤ºï¼ãã®å©ç¨æ¡ä»¶ããã³ä¸è¨
|
---|
23 | * ã®ç¡ä¿è¨¼è¦å®ãæ²è¼ãããã¨ï¼
|
---|
24 | * (3) æ¬ã½ããã¦ã§ã¢ãï¼æ©å¨ã«çµã¿è¾¼ããªã©ï¼ä»ã®ã½ããã¦ã§ã¢éçºã«ä½¿
|
---|
25 | * ç¨ã§ããªãå½¢ã§åé
|
---|
26 | å¸ããå ´åã«ã¯ï¼æ¬¡ã®ããããã®æ¡ä»¶ãæºããã
|
---|
27 | * ã¨ï¼
|
---|
28 | * (a) åé
|
---|
29 | å¸ã«ä¼´ãããã¥ã¡ã³ãï¼å©ç¨è
|
---|
30 | ããã¥ã¢ã«ãªã©ï¼ã«ï¼ä¸è¨ã®è
|
---|
31 | * ä½æ¨©è¡¨ç¤ºï¼ãã®å©ç¨æ¡ä»¶ããã³ä¸è¨ã®ç¡ä¿è¨¼è¦å®ãæ²è¼ãããã¨ï¼
|
---|
32 | * (b) åé
|
---|
33 | å¸ã®å½¢æ
|
---|
34 | ãï¼å¥ã«å®ããæ¹æ³ã«ãã£ã¦ï¼TOPPERSããã¸ã§ã¯ãã«
|
---|
35 | * å ±åãããã¨ï¼
|
---|
36 | * (4) æ¬ã½ããã¦ã§ã¢ã®å©ç¨ã«ããç´æ¥çã¾ãã¯éæ¥çã«çãããããªãæ
|
---|
37 | * 害ãããï¼ä¸è¨èä½æ¨©è
|
---|
38 | ããã³TOPPERSããã¸ã§ã¯ããå
|
---|
39 | 責ãããã¨ï¼
|
---|
40 | * ã¾ãï¼æ¬ã½ããã¦ã§ã¢ã®ã¦ã¼ã¶ã¾ãã¯ã¨ã³ãã¦ã¼ã¶ããã®ãããªãç
|
---|
41 | * ç±ã«åºã¥ãè«æ±ãããï¼ä¸è¨èä½æ¨©è
|
---|
42 | ããã³TOPPERSããã¸ã§ã¯ãã
|
---|
43 | * å
|
---|
44 | 責ãããã¨ï¼
|
---|
45 | *
|
---|
46 | * æ¬ã½ããã¦ã§ã¢ã¯ï¼ç¡ä¿è¨¼ã§æä¾ããã¦ãããã®ã§ããï¼ä¸è¨èä½æ¨©è
|
---|
47 | ã
|
---|
48 | * ãã³TOPPERSããã¸ã§ã¯ãã¯ï¼æ¬ã½ããã¦ã§ã¢ã«é¢ãã¦ï¼ç¹å®ã®ä½¿ç¨ç®ç
|
---|
49 | * ã«å¯¾ããé©åæ§ãå«ãã¦ï¼ãããªãä¿è¨¼ãè¡ããªãï¼ã¾ãï¼æ¬ã½ããã¦ã§
|
---|
50 | * ã¢ã®å©ç¨ã«ããç´æ¥çã¾ãã¯éæ¥çã«çãããããªãæ害ã«é¢ãã¦ãï¼ã
|
---|
51 | * ã®è²¬ä»»ãè² ããªãï¼
|
---|
52 | *
|
---|
53 | * @(#) $Id: arm_m.h 2711 2015-11-23 01:07:27Z ertl-honda $
|
---|
54 | */
|
---|
55 |
|
---|
56 | /*
|
---|
57 | * ARMVx-Mã®ãã¼ãã¦ã§ã¢è³æºã®å®ç¾©
|
---|
58 | */
|
---|
59 |
|
---|
60 | #ifndef ARM_M_H
|
---|
61 | #define ARM_M_H
|
---|
62 |
|
---|
63 | #if !((__TARGET_ARCH_THUMB == 4) || (__TARGET_ARCH_THUMB == 3))
|
---|
64 | #error __TARGET_ARCH_THUMB is not defined or other than 4(ARMv7)/3(ARMv6)
|
---|
65 | #endif /* __TARGET_ARCH_THUMB == 4 */
|
---|
66 |
|
---|
67 | /*
|
---|
68 | * EPSRã®Tããã
|
---|
69 | */
|
---|
70 | #define EPSR_T 0x01000000
|
---|
71 |
|
---|
72 | /*
|
---|
73 | * IPSRã® ISR NUMBER
|
---|
74 | */
|
---|
75 | #define IPSR_ISR_NUMBER 0x1ff
|
---|
76 |
|
---|
77 | /*
|
---|
78 | * ä¾å¤ã»å²è¾¼ã¿çºçæã«ã¹ã¿ãã¯ä¸ã«ç©ã¾ããä¿åé åã®ãµã¤ãº
|
---|
79 | * æ¬ã«ã¼ãã«ã§ã¯ä¾å¤ãã¬ã¼ã ã¨å¼ã¶
|
---|
80 | */
|
---|
81 | #define EXC_FRAME_SIZE (8*4)
|
---|
82 |
|
---|
83 | /*
|
---|
84 | * ä¾å¤ã»å²è¾¼ã¿çºçæã«LRã«è¨å®ãããEXC_RETURNã®å¤
|
---|
85 | */
|
---|
86 | #define EXC_RETURN_PSP 0x04
|
---|
87 | #define EXC_RETURN_HANDLER_MSP 0x00
|
---|
88 | #define EXC_RETURN_TREAD_MSP 0x09
|
---|
89 | #define EXC_RETURN_TREAD_PSP 0x0d
|
---|
90 | #define EXC_RETURN_FP 0x10
|
---|
91 | #define EXC_RETURN_FP_USED 0x00
|
---|
92 | #define EXC_RETURN_FP_NONUSED 0x10
|
---|
93 | #define EXC_RETURN_OTHER 0xFFFFFFE0
|
---|
94 |
|
---|
95 | /*
|
---|
96 | * CONTROLã¬ã¸ã¹ã¿
|
---|
97 | */
|
---|
98 | #define CONTROL_PSP 0x02
|
---|
99 | #define CONTROL_MSP 0x00
|
---|
100 | #define CONTROL_FPCA 0x04
|
---|
101 |
|
---|
102 | /*
|
---|
103 | * ä¾å¤çªå·
|
---|
104 | */
|
---|
105 | #define EXCNO_NMI 2
|
---|
106 | #define EXCNO_HARD 3
|
---|
107 | #define EXCNO_MPU 4
|
---|
108 | #define EXCNO_BUS 5
|
---|
109 | #define EXCNO_USAGE 6
|
---|
110 | #define EXCNO_SVCALL 11
|
---|
111 | #define EXCNO_DEBUG 12
|
---|
112 | #define EXCNO_PENDSV 14
|
---|
113 |
|
---|
114 | /*
|
---|
115 | * ä¾å¤çªå·ã®æå°å¤ã¨æ大å¤
|
---|
116 | */
|
---|
117 | #define TMIN_EXCNO 2
|
---|
118 | #define TMAX_EXCNO 14
|
---|
119 |
|
---|
120 | /*
|
---|
121 | * å²è¾¼ã¿çªå·
|
---|
122 | */
|
---|
123 | #define IRQNO_SYSTICK 15
|
---|
124 |
|
---|
125 | /*
|
---|
126 | * å²è¾¼ã¿çªå·ã®æå°å¤
|
---|
127 | */
|
---|
128 | #define TMIN_INTNO 15
|
---|
129 |
|
---|
130 | /*
|
---|
131 | * ä¾å¤ãã¬ã¼ã ã®ãªãã»ãã
|
---|
132 | */
|
---|
133 | #define P_EXCINF_OFFSET_EXC_RETURN 0x01
|
---|
134 | #define P_EXCINF_OFFSET_IIPM 0x00
|
---|
135 | #define P_EXCINF_OFFSET_XPSR 0x09
|
---|
136 | #define P_EXCINF_OFFSET_PC 0x08
|
---|
137 |
|
---|
138 | /*
|
---|
139 | * NVICé¢é£
|
---|
140 | */
|
---|
141 |
|
---|
142 | /*
|
---|
143 | * ã·ã¹ãã ãã³ãã©ã¼ã³ã³ããã¼ã«ã¬ã¸ã¹ã¿
|
---|
144 | */
|
---|
145 | #define NVIC_SYS_HND_CTRL 0xE000ED24
|
---|
146 |
|
---|
147 | /*
|
---|
148 | * åä¾å¤ã®è¨±å¯ããã
|
---|
149 | */
|
---|
150 | #define NVIC_SYS_HND_CTRL_USAGE 0x00040000
|
---|
151 | #define NVIC_SYS_HND_CTRL_BUS 0x00020000
|
---|
152 | #define NVIC_SYS_HND_CTRL_MEM 0x00010000
|
---|
153 |
|
---|
154 | /*
|
---|
155 | * åªå
|
---|
156 | 度è¨å®ã¬ã¸ã¹ã¿
|
---|
157 | */
|
---|
158 | #define NVIC_SYS_PRI1 0xE000ED18 // Sys. Handlers 4 to 7 Priority
|
---|
159 | #define NVIC_SYS_PRI2 0xE000ED1C // Sys. Handlers 8 to 11 Priority
|
---|
160 | #define NVIC_SYS_PRI3 0xE000ED20 // Sys. Handlers 12 to 15 Priority
|
---|
161 | #define NVIC_PRI0 0xE000E400 // IRQ 0 to 3 Priority Register
|
---|
162 |
|
---|
163 | /*
|
---|
164 | * å²è¾¼ã¿è¨±å¯ã¬ã¸ã¹ã¿
|
---|
165 | */
|
---|
166 | #define NVIC_SETENA0 0xE000E100 // IRQ 0 to 31 Set Enable Register
|
---|
167 |
|
---|
168 | /*
|
---|
169 | * å²è¾¼ã¿ç¦æ¢ã¬ã¸ã¹ã¿
|
---|
170 | */
|
---|
171 | #define NVIC_CLRENA0 0xE000E180 // IRQ 0 to 31 Set Disable Register
|
---|
172 |
|
---|
173 | /*
|
---|
174 | * å²è¾¼ã¿ã»ãããã³ãã£ã³ã°ã¬ã¸ã¹ã¿
|
---|
175 | */
|
---|
176 | #define NVIC_ISER0 0xE000E200 // IRQ 0 to 31 Set-Pending Register
|
---|
177 |
|
---|
178 | /*
|
---|
179 | * å²è¾¼ã¿ã¯ãªã¢ãã³ãã£ã³ã°ã¬ã¸ã¹ã¿
|
---|
180 | */
|
---|
181 | #define NVIC_ICER0 0xE000E280 // IRQ 0 to 31 Clear-Pending Register
|
---|
182 |
|
---|
183 | /*
|
---|
184 | * ãã¯ã¿ãã¼ãã«ãªãã»ããã¬ã¸ã¹ã¿
|
---|
185 | */
|
---|
186 | #define NVIC_VECTTBL 0xE000ED08
|
---|
187 |
|
---|
188 | /*
|
---|
189 | * å²ãè¾¼ã¿å¶å¾¡ã¨ç¶æ
|
---|
190 | ã¬ã¸ã¹ã¿
|
---|
191 | */
|
---|
192 | #define NVIC_ICSR 0xE000ED04
|
---|
193 | #define NVIC_PENDSVSET (1 << 28) /* PenvSVCä¾å¤ */
|
---|
194 | #define NVIC_PENDSTSET (1 << 26) /* SYSTickä¾å¤ */
|
---|
195 |
|
---|
196 |
|
---|
197 | /*
|
---|
198 | * SYSTICé¢é£ã¬ã¸ã¹ã¿
|
---|
199 | */
|
---|
200 | #define SYSTIC_CONTROL_STATUS 0xE000E010
|
---|
201 | #define SYSTIC_RELOAD_VALUE 0xE000E014
|
---|
202 | #define SYSTIC_CURRENT_VALUE 0xE000E018
|
---|
203 | #define SYSTIC_CALIBRATION 0xE000E01C
|
---|
204 |
|
---|
205 | #define SYSTIC_ENABLE 0x01
|
---|
206 | #define SYSTIC_TICINT 0x02
|
---|
207 | #define SYSTIC_CLKSOURCE 0x04
|
---|
208 | #define SYSTIC_COUNTFLAG 0x10000
|
---|
209 |
|
---|
210 | #define SYSTIC_SKEW 0x40000000
|
---|
211 | #define SYSTIC_NOREF 0x80000000
|
---|
212 | #define SYSTIC_TENMS 0x00ffffff
|
---|
213 |
|
---|
214 | /*
|
---|
215 | * FPUé¢é£ã¬ã¸ã¹ã¿
|
---|
216 | */
|
---|
217 | #if __TARGET_ARCH_THUMB == 4
|
---|
218 |
|
---|
219 | #define CPACR 0xE000ED88
|
---|
220 | #define FPCCR 0xE000EF34
|
---|
221 |
|
---|
222 | #define CPACR_FPU_ENABLE 0x00f00000
|
---|
223 | #define FPCCR_NO_PRESERV 0x00000000
|
---|
224 | #define FPCCR_NO_LAZYSTACKING 0x80000000
|
---|
225 | #define FPCCR_LAZYSTACKING 0xC0000000
|
---|
226 |
|
---|
227 | #endif /* __TARGET_ARCH_THUMB == 4 */
|
---|
228 |
|
---|
229 |
|
---|
230 | #if defined(TOPPERS_CORTEX_M0) || defined(TOPPERS_CORTEX_M0PLUS)
|
---|
231 | /*
|
---|
232 | * M0/M0+åºæã®å
|
---|
233 | 容
|
---|
234 | */
|
---|
235 |
|
---|
236 | /*
|
---|
237 | * å²è¾¼ã¿åªå
|
---|
238 | 度ã®ç¯å²
|
---|
239 | */
|
---|
240 | #define TMIN_INTPRI (-4) /* å²è¾¼ã¿åªå
|
---|
241 | 度ã®æå°å¤ï¼æé«å¤ï¼*/
|
---|
242 | #define TMAX_INTPRI (-1) /* å²è¾¼ã¿åªå
|
---|
243 | 度ã®æ大å¤ï¼æä½å¤ï¼*/
|
---|
244 |
|
---|
245 | /*
|
---|
246 | * å²è¾¼ã¿åªå
|
---|
247 | 度ã®ãããå¹
|
---|
248 |
|
---|
249 | */
|
---|
250 | #define TBITW_IPRI 2
|
---|
251 |
|
---|
252 | #endif /* defined(TOPPERS_CORTEX_M0) || defined(TOPPERS_CORTEX_M0PLUS) */
|
---|
253 |
|
---|
254 | #endif /* ARM_M_H */
|
---|