[61] | 1 | /*
|
---|
| 2 | * TOPPERS Software
|
---|
| 3 | * Toyohashi Open Platform for Embedded Real-Time Systems
|
---|
| 4 | *
|
---|
| 5 | * Copyright (C) 2007-2010 by Embedded and Real-Time Systems Laboratory
|
---|
| 6 | * Graduate School of Information Science, Nagoya Univ., JAPAN
|
---|
| 7 | *
|
---|
| 8 | * ãLì ÒÍCȺÌ(1)`(4)Ìðð½·êÉÀèC{\tgEF
|
---|
| 9 | * Ai{\tgEFAðüϵ½àÌðÜÞDȺ¯¶jðgpE¡»Eü
|
---|
| 10 | * ÏEÄzziȺCpÆÄÔj·é±Æð³Åø·éD
|
---|
| 11 | * (1) {\tgEFAð\[XR[hÌ`Åp·éêÉÍCãLÌì
|
---|
| 12 | * \¦C±Ìpð¨æѺL̳ÛØKèªC»ÌÜÜÌ`Å\[
|
---|
| 13 | * XR[hÉÜÜêÄ¢é±ÆD
|
---|
| 14 | * (2) {\tgEFAðCCu`®ÈÇC¼Ì\tgEFAJÉg
|
---|
| 15 | * pÅ«é`ÅÄzz·éêÉÍCÄzzɺ¤hL
|
---|
| 16 | gip
|
---|
| 17 | * Ò}j
|
---|
| 18 | AÈÇjÉCãLÌì \¦C±Ìpð¨æѺL
|
---|
| 19 | * ̳ÛØKèðfÚ·é±ÆD
|
---|
| 20 | * (3) {\tgEFAðC@íÉgÝÞÈÇC¼Ì\tgEFAJÉg
|
---|
| 21 | * pÅ«È¢`ÅÄzz·éêÉÍCÌ¢¸ê©Ìðð½·±
|
---|
| 22 | * ÆD
|
---|
| 23 | * (a) Äzzɺ¤hL
|
---|
| 24 | gipÒ}j
|
---|
| 25 | AÈÇjÉCãLÌ
|
---|
| 26 | * ì \¦C±Ìpð¨æѺL̳ÛØKèðfÚ·é±ÆD
|
---|
| 27 | * (b) ÄzzÌ`ÔðCÊÉèßéû@ÉæÁÄCTOPPERSvWFNgÉ
|
---|
| 28 | * ñ·é±ÆD
|
---|
| 29 | * (4) {\tgEFAÌpÉæè¼ÚIܽÍÔÚIɶ¶é¢©Èé¹
|
---|
| 30 | * Q©çàCãLì Ò¨æÑTOPPERSvWFNgðÆÓ·é±ÆD
|
---|
| 31 | * ܽC{\tgEFAÌ[UܽÍGh[U©çÌ¢©Èé
|
---|
| 32 | * RÉîÿ©çàCãLì Ò¨æÑTOPPERSvWFNgð
|
---|
| 33 | * ÆÓ·é±ÆD
|
---|
| 34 | *
|
---|
| 35 | * {\tgEFAÍC³ÛØÅñ³êÄ¢éàÌÅ éDãLì Ò¨
|
---|
| 36 | * æÑTOPPERSvWFNgÍC{\tgEFAÉÖµÄCÁèÌgpÚI
|
---|
| 37 | * ÉηéK«àÜßÄC¢©ÈéÛØàsíÈ¢DܽC{\tgEF
|
---|
| 38 | * AÌpÉæè¼ÚIܽÍÔÚIɶ¶½¢©Èé¹QÉÖµÄàC»
|
---|
| 39 | * ÌÓCðíÈ¢D
|
---|
| 40 | *
|
---|
| 41 | * @(#) $Id: test_cpuexc3.c 2005 2010-12-31 04:20:08Z ertl-hiro $
|
---|
| 42 | */
|
---|
| 43 |
|
---|
| 44 | /*
|
---|
| 45 | * CPUáOÌeXg(3)
|
---|
| 46 | *
|
---|
| 47 | * yeXgÌÚIz
|
---|
| 48 | *
|
---|
| 49 | * ñ^XNReLXgCbNðCCPUbNðŶµ½CPUá
|
---|
| 50 | * Oɨ¯éVXeóÔÌeXgDÝDæx}XNTIPM_ENAALLCfB
|
---|
| 51 | * Xpb`Ö~óÔC^XNáOÂóÔÅeXg·éD
|
---|
| 52 | *
|
---|
| 53 | * yeXgÚz
|
---|
| 54 | *
|
---|
| 55 | * ¢¸êàCñ^XNReLXgCbNðCCPUbNðŶ
|
---|
| 56 | * µ½CPUáOɨ¢ÄC
|
---|
| 57 | *
|
---|
| 58 | * (A) CPUáOnhÀsJnÉCPUbNtOªÏ»µÈ¢±Æ
|
---|
| 59 | * (B) CPUáOnhÀsJnÉÝDæx}XNªÏ»µÈ¢±Æ
|
---|
| 60 | * ICPUáOnhÅÝDæx}XNðÇßÈ¢½ßCeXgÅ
|
---|
| 61 | * «È¢D
|
---|
| 62 | * (C) CPUáOnhÀsJnÉfBXpb`Ö~tOªÏ»µÈ¢±Æ
|
---|
| 63 | * (D) CPUáOnhÀsJnÉ^XNáOÖ~tOªÏ»µÈ¢±Æ
|
---|
| 64 | * (E) CPUáOnh^[ÉCPUbNtOª³Éßé±Æ
|
---|
| 65 | * ICPUáOnh©ç^[Å«éêÌÝeXg·éD
|
---|
| 66 | * (F) CPUáOnh^[ÉÝDæx}XNª³Éßé±Æ
|
---|
| 67 | * ICPUáOnh©ç^[Å«éêÌÝeXg·éD
|
---|
| 68 | * (G) CPUáOnh^[ÉfBXpb`Ö~tOªÏ»µÈ¢±Æ
|
---|
| 69 | * ICPUáOnh©ç^[Å«éêÌÝeXg·éD
|
---|
| 70 | * (H) CPUáOnh^[É^XNáOÖ~tOªÏ»µÈ¢±Æ
|
---|
| 71 | * ICPUáOnh©ç^[Å«éêÌÝeXg·éD
|
---|
| 72 | * (I) xsns_xpnªtrueðÔ·±Æ
|
---|
| 73 | * (J) xsns_dpnªtrueðÔ·±Æ
|
---|
| 74 | *
|
---|
| 75 | * ygp\[Xz
|
---|
| 76 | *
|
---|
| 77 | * TASK1: TA_ACTCDæxC^XNáO[`o^
|
---|
| 78 | * CPUEXC1: TA_NULL
|
---|
| 79 | * ALM1: TA_NULL
|
---|
| 80 | *
|
---|
| 81 | * yeXgV[PXz
|
---|
| 82 | *
|
---|
| 83 | * == TASK1iDæxj==
|
---|
| 84 | * 1: óÔÌ`FbN
|
---|
| 85 | * dis_dsp()
|
---|
| 86 | * ena_tex()
|
---|
| 87 | * 2: óÔÌ`FbN
|
---|
| 88 | * sta_alm(ALM1, 1U)
|
---|
| 89 | * A[nh1ÌÀsðÒÂ
|
---|
| 90 | * == ALM1 ==
|
---|
| 91 | * 3: óÔÌ`FbN
|
---|
| 92 | * RAISE_CPU_EXCEPTION
|
---|
| 93 | * == CPUEXC1 ==
|
---|
| 94 | * 4: óÔÌ`FbN ... (A)(C)(D)
|
---|
| 95 | * xsns_xpn() == true ... (I)
|
---|
| 96 | * xsns_dpn() == true ... (J)
|
---|
| 97 | * 5: CPUáOnh©ç^[Å«È¢êÍC±±ÅI¹
|
---|
| 98 | * 5: ^[
|
---|
| 99 | * == ALM1i±«j==
|
---|
| 100 | * 6: óÔÌ`FbN ... (E)(G)(H)
|
---|
| 101 | * ^[
|
---|
| 102 | * == TASK1i±«j==
|
---|
| 103 | * 7: óÔÌ`FbN ... (F)
|
---|
| 104 | * 8: eXgI¹
|
---|
| 105 | */
|
---|
| 106 |
|
---|
| 107 | #include <kernel.h>
|
---|
| 108 | #include <test_lib.h>
|
---|
| 109 | #include <t_syslog.h>
|
---|
| 110 | #include "kernel_cfg.h"
|
---|
| 111 | #include "test_cpuexc.h"
|
---|
| 112 |
|
---|
| 113 | volatile bool_t alm1_flag = false;
|
---|
| 114 |
|
---|
| 115 | void
|
---|
| 116 | task1(intptr_t exinf)
|
---|
| 117 | {
|
---|
| 118 | ER ercd;
|
---|
| 119 |
|
---|
| 120 | check_point(1);
|
---|
| 121 | check_state(false, false, TIPM_ENAALL, false, false, true);
|
---|
| 122 | ercd = dis_dsp();
|
---|
| 123 | check_ercd(ercd, E_OK);
|
---|
| 124 | ercd = ena_tex();
|
---|
| 125 | check_ercd(ercd, E_OK);
|
---|
| 126 |
|
---|
| 127 | check_point(2);
|
---|
| 128 | check_state(false, false, TIPM_ENAALL, true, true, false);
|
---|
| 129 | ercd = sta_alm(ALM1, 1U);
|
---|
| 130 | check_ercd(ercd, E_OK);
|
---|
| 131 |
|
---|
| 132 | while (!(alm1_flag));
|
---|
| 133 |
|
---|
| 134 | check_point(7);
|
---|
| 135 | check_state(false, false, TIPM_ENAALL, true, true, false);
|
---|
| 136 |
|
---|
| 137 | check_finish(8);
|
---|
| 138 | }
|
---|
| 139 |
|
---|
| 140 | void
|
---|
| 141 | tex_task1(TEXPTN texptn, intptr_t exinf)
|
---|
| 142 | {
|
---|
| 143 | check_point(0);
|
---|
| 144 | }
|
---|
| 145 |
|
---|
| 146 | void
|
---|
| 147 | task2(intptr_t exinf)
|
---|
| 148 | {
|
---|
| 149 | check_point(0);
|
---|
| 150 | }
|
---|
| 151 |
|
---|
| 152 | void
|
---|
| 153 | alarm1_handler(intptr_t exinf)
|
---|
| 154 | {
|
---|
| 155 | check_point(3);
|
---|
| 156 | check_state_i(true, false, true, true, false);
|
---|
| 157 | RAISE_CPU_EXCEPTION;
|
---|
| 158 |
|
---|
| 159 | check_point(6);
|
---|
| 160 | check_state_i(true, false, true, true, false);
|
---|
| 161 | alm1_flag = true;
|
---|
| 162 | }
|
---|
| 163 |
|
---|
| 164 | void
|
---|
| 165 | cpuexc_handler(void *p_excinf)
|
---|
| 166 | {
|
---|
| 167 | check_point(4);
|
---|
| 168 | check_state_i(true, false, true, true, false);
|
---|
| 169 | check_assert(xsns_xpn(p_excinf) == true);
|
---|
| 170 | check_assert(xsns_dpn(p_excinf) == true);
|
---|
| 171 |
|
---|
| 172 | #ifdef CANNOT_RETURN_CPUEXC
|
---|
| 173 | check_finish(5);
|
---|
| 174 | #endif /* CANNOT_RETURN_CPUEXC */
|
---|
| 175 |
|
---|
| 176 | check_point(5);
|
---|
| 177 | }
|
---|