1 | /*
|
---|
2 | * TOPPERS/ASP Kernel
|
---|
3 | * Toyohashi Open Platform for Embedded Real-Time Systems/
|
---|
4 | * Advanced Standard Profile Kernel
|
---|
5 | *
|
---|
6 | * Copyright (C) 2006-2015 by Embedded and Real-Time Systems Laboratory
|
---|
7 | * Graduate School of Information Science, Nagoya Univ., JAPAN
|
---|
8 | *
|
---|
9 | * ä¸è¨èä½æ¨©è
|
---|
10 | ã¯ï¼ä»¥ä¸ã®(1)ã(4)ã®æ¡ä»¶ãæºããå ´åã«éãï¼æ¬ã½ããã¦ã§
|
---|
11 | * ã¢ï¼æ¬ã½ããã¦ã§ã¢ãæ¹å¤ãããã®ãå«ãï¼ä»¥ä¸åãï¼ã使ç¨ã»è¤è£½ã»æ¹
|
---|
12 | * å¤ã»åé
|
---|
13 | å¸ï¼ä»¥ä¸ï¼å©ç¨ã¨å¼ã¶ï¼ãããã¨ãç¡åã§è¨±è«¾ããï¼
|
---|
14 | * (1) æ¬ã½ããã¦ã§ã¢ãã½ã¼ã¹ã³ã¼ãã®å½¢ã§å©ç¨ããå ´åã«ã¯ï¼ä¸è¨ã®èä½
|
---|
15 | * 権表示ï¼ãã®å©ç¨æ¡ä»¶ããã³ä¸è¨ã®ç¡ä¿è¨¼è¦å®ãï¼ãã®ã¾ã¾ã®å½¢ã§ã½ã¼
|
---|
16 | * ã¹ã³ã¼ãä¸ã«å«ã¾ãã¦ãããã¨ï¼
|
---|
17 | * (2) æ¬ã½ããã¦ã§ã¢ãï¼ã©ã¤ãã©ãªå½¢å¼ãªã©ï¼ä»ã®ã½ããã¦ã§ã¢éçºã«ä½¿
|
---|
18 | * ç¨ã§ããå½¢ã§åé
|
---|
19 | å¸ããå ´åã«ã¯ï¼åé
|
---|
20 | å¸ã«ä¼´ãããã¥ã¡ã³ãï¼å©ç¨
|
---|
21 | * è
|
---|
22 | ããã¥ã¢ã«ãªã©ï¼ã«ï¼ä¸è¨ã®èä½æ¨©è¡¨ç¤ºï¼ãã®å©ç¨æ¡ä»¶ããã³ä¸è¨
|
---|
23 | * ã®ç¡ä¿è¨¼è¦å®ãæ²è¼ãããã¨ï¼
|
---|
24 | * (3) æ¬ã½ããã¦ã§ã¢ãï¼æ©å¨ã«çµã¿è¾¼ããªã©ï¼ä»ã®ã½ããã¦ã§ã¢éçºã«ä½¿
|
---|
25 | * ç¨ã§ããªãå½¢ã§åé
|
---|
26 | å¸ããå ´åã«ã¯ï¼æ¬¡ã®ããããã®æ¡ä»¶ãæºããã
|
---|
27 | * ã¨ï¼
|
---|
28 | * (a) åé
|
---|
29 | å¸ã«ä¼´ãããã¥ã¡ã³ãï¼å©ç¨è
|
---|
30 | ããã¥ã¢ã«ãªã©ï¼ã«ï¼ä¸è¨ã®è
|
---|
31 | * ä½æ¨©è¡¨ç¤ºï¼ãã®å©ç¨æ¡ä»¶ããã³ä¸è¨ã®ç¡ä¿è¨¼è¦å®ãæ²è¼ãããã¨ï¼
|
---|
32 | * (b) åé
|
---|
33 | å¸ã®å½¢æ
|
---|
34 | ãï¼å¥ã«å®ããæ¹æ³ã«ãã£ã¦ï¼TOPPERSããã¸ã§ã¯ãã«
|
---|
35 | * å ±åãããã¨ï¼
|
---|
36 | * (4) æ¬ã½ããã¦ã§ã¢ã®å©ç¨ã«ããç´æ¥çã¾ãã¯éæ¥çã«çãããããªãæ
|
---|
37 | * 害ãããï¼ä¸è¨èä½æ¨©è
|
---|
38 | ããã³TOPPERSããã¸ã§ã¯ããå
|
---|
39 | 責ãããã¨ï¼
|
---|
40 | * ã¾ãï¼æ¬ã½ããã¦ã§ã¢ã®ã¦ã¼ã¶ã¾ãã¯ã¨ã³ãã¦ã¼ã¶ããã®ãããªãç
|
---|
41 | * ç±ã«åºã¥ãè«æ±ãããï¼ä¸è¨èä½æ¨©è
|
---|
42 | ããã³TOPPERSããã¸ã§ã¯ãã
|
---|
43 | * å
|
---|
44 | 責ãããã¨ï¼
|
---|
45 | *
|
---|
46 | * æ¬ã½ããã¦ã§ã¢ã¯ï¼ç¡ä¿è¨¼ã§æä¾ããã¦ãããã®ã§ããï¼ä¸è¨èä½æ¨©è
|
---|
47 | ã
|
---|
48 | * ãã³TOPPERSããã¸ã§ã¯ãã¯ï¼æ¬ã½ããã¦ã§ã¢ã«é¢ãã¦ï¼ç¹å®ã®ä½¿ç¨ç®ç
|
---|
49 | * ã«å¯¾ããé©åæ§ãå«ãã¦ï¼ãããªãä¿è¨¼ãè¡ããªãï¼ã¾ãï¼æ¬ã½ããã¦ã§
|
---|
50 | * ã¢ã®å©ç¨ã«ããç´æ¥çã¾ãã¯éæ¥çã«çãããããªãæ害ã«é¢ãã¦ãï¼ã
|
---|
51 | * ã®è²¬ä»»ãè² ããªãï¼
|
---|
52 | *
|
---|
53 | * $Id: chip_timer.c 358 2015-07-26 10:26:23Z ertl-hiro $
|
---|
54 | */
|
---|
55 |
|
---|
56 | /*
|
---|
57 | * ã¿ã¤ããã©ã¤ãï¼MPCoreå
|
---|
58 | èµã¿ã¤ãç¨ï¼
|
---|
59 | *
|
---|
60 | * MPCoreãããã»ããµæ¯ã«æã£ã¦ãããã©ã¤ãã¼ãã¿ã¤ãã¨ã¦ã©ããããã°
|
---|
61 | * ãç¨ãã¦ï¼é«å解è½ã¿ã¤ããã©ã¤ããå®ç¾ããï¼
|
---|
62 | */
|
---|
63 |
|
---|
64 | #include "kernel_impl.h"
|
---|
65 | #include "time_event.h"
|
---|
66 | #include "target_timer.h"
|
---|
67 | #include <sil.h>
|
---|
68 | #include "mpcore.h"
|
---|
69 |
|
---|
70 | /*
|
---|
71 | * ã¿ã¤ãå²è¾¼ã¿è¦æ±ã®ã¯ãªã¢
|
---|
72 | *
|
---|
73 | * ã¿ã¤ãã®å²è¾¼ã¿ãã³ãã£ã³ã°ããããã¯ãªã¢ããï¼
|
---|
74 | */
|
---|
75 | Inline void
|
---|
76 | target_hrt_int_clear()
|
---|
77 | {
|
---|
78 | sil_wrw_mem(MPCORE_TMR_ISR, MPCORE_TMR_ISR_EVENTFLAG);
|
---|
79 | }
|
---|
80 |
|
---|
81 | /*
|
---|
82 | * ã¿ã¤ãã®èµ·åå¦ç
|
---|
83 | */
|
---|
84 | void
|
---|
85 | target_hrt_initialize(intptr_t exinf)
|
---|
86 | {
|
---|
87 | /*
|
---|
88 | * ã¿ã¤ãã¨ã¦ã©ããããã°ãåæ¢ããï¼
|
---|
89 | */
|
---|
90 | sil_wrw_mem(MPCORE_TMR_CTRL, MPCORE_TMR_CTRL_DISABLE);
|
---|
91 | sil_wrw_mem(MPCORE_WDG_CTRL, MPCORE_WDG_CTRL_DISABLE);
|
---|
92 |
|
---|
93 | /*
|
---|
94 | * ã¦ã©ããããã°ãã¿ã¤ãã¢ã¼ãã«è¨å®ããï¼
|
---|
95 | */
|
---|
96 | sil_wrw_mem(MPCORE_WDG_DIS, 0x12345678);
|
---|
97 | sil_wrw_mem(MPCORE_WDG_DIS, 0x87654321);
|
---|
98 | sil_wrw_mem(MPCORE_WDG_CTRL, MPCORE_WDG_CTRL_DISABLE);
|
---|
99 |
|
---|
100 | /*
|
---|
101 | * ã¦ã©ããããã°ã®ãªãã¼ãå¤ã0xffffffffã«è¨å®ãï¼åä½ãéå§ããï¼
|
---|
102 | */
|
---|
103 | sil_wrw_mem(MPCORE_WDG_LR, 0xffffffffU);
|
---|
104 | sil_wrw_mem(MPCORE_WDG_CTRL,
|
---|
105 | MPCORE_WDG_CTRL_ENABLE | MPCORE_WDG_CTRL_AUTORELOAD
|
---|
106 | | (MPCORE_WDG_PS_1MHZ << MPCORE_WDG_CTRL_PS_SHIFT));
|
---|
107 |
|
---|
108 | /*
|
---|
109 | * ã¿ã¤ãã®ã«ã¦ã³ãå¤ã0ï¼ã«ã¦ã³ããã¦ã³ãã¦åæ¢ããç¶æ
|
---|
110 | ï¼ã«è¨å®ãï¼
|
---|
111 | * åä½ãéå§ããï¼
|
---|
112 | */
|
---|
113 | sil_wrw_mem(MPCORE_TMR_CNT, 0U);
|
---|
114 | sil_wrw_mem(MPCORE_TMR_CTRL,
|
---|
115 | MPCORE_TMR_CTRL_ENABLE | MPCORE_TMR_CTRL_ENAINT
|
---|
116 | | (MPCORE_TMR_PS_1MHZ << MPCORE_TMR_CTRL_PS_SHIFT));
|
---|
117 |
|
---|
118 | /*
|
---|
119 | * ã¿ã¤ãå²è¾¼ã¿è¦æ±ãã¯ãªã¢ããï¼
|
---|
120 | */
|
---|
121 | target_hrt_int_clear();
|
---|
122 | }
|
---|
123 |
|
---|
124 | /*
|
---|
125 | * ã¿ã¤ãã®åæ¢å¦ç
|
---|
126 | */
|
---|
127 | void
|
---|
128 | target_hrt_terminate(intptr_t exinf)
|
---|
129 | {
|
---|
130 | /*
|
---|
131 | * ã¿ã¤ãã¨ã¦ã©ããããã°ãåæ¢ããï¼
|
---|
132 | */
|
---|
133 | sil_wrw_mem(MPCORE_TMR_CTRL, MPCORE_TMR_CTRL_DISABLE);
|
---|
134 | sil_wrw_mem(MPCORE_WDG_CTRL, MPCORE_WDG_CTRL_DISABLE);
|
---|
135 |
|
---|
136 | /*
|
---|
137 | * ã¿ã¤ãå²è¾¼ã¿è¦æ±ãã¯ãªã¢ããï¼
|
---|
138 | */
|
---|
139 | target_hrt_int_clear();
|
---|
140 | }
|
---|
141 |
|
---|
142 | /*
|
---|
143 | * ã¿ã¤ãå²è¾¼ã¿ãã³ãã©
|
---|
144 | */
|
---|
145 | void
|
---|
146 | target_hrt_handler(void)
|
---|
147 | {
|
---|
148 | /*
|
---|
149 | * ã¿ã¤ãå²è¾¼ã¿è¦æ±ãã¯ãªã¢ããï¼
|
---|
150 | */
|
---|
151 | target_hrt_int_clear();
|
---|
152 |
|
---|
153 | /*
|
---|
154 | * é«å解è½ã¿ã¤ãå²è¾¼ã¿ãå¦çããï¼
|
---|
155 | */
|
---|
156 | signal_time();
|
---|
157 | }
|
---|