1 | /*
|
---|
2 | * TOPPERS/JSP Kernel
|
---|
3 | * Toyohashi Open Platform for Embedded Real-Time Systems/
|
---|
4 | * Just Standard Profile Kernel
|
---|
5 | *
|
---|
6 | * Copyright (C) 2000-2003 by Embedded and Real-Time Systems Laboratory
|
---|
7 | * Toyohashi Univ. of Technology, JAPAN
|
---|
8 | * Copyright (C) 2000-2003 by Industrial Technology Institute,
|
---|
9 | * Miyagi Prefectural Government, JAPAN
|
---|
10 | *
|
---|
11 | * ä¸è¨è使¨©è
|
---|
12 | ã¯ï¼ä»¥ä¸ã® (1)ã(4) ã®æ¡ä»¶ãï¼Free Software Foundation
|
---|
13 | * ã«ãã£ã¦å
|
---|
14 | ¬è¡¨ããã¦ãã GNU General Public License ã® Version 2 ã«è¨
|
---|
15 | * è¿°ããã¦ããæ¡ä»¶ãæºããå ´åã«éãï¼æ¬ã½ããã¦ã§ã¢ï¼æ¬ã½ããã¦ã§ã¢
|
---|
16 | * ãæ¹å¤ãããã®ãå«ãï¼ä»¥ä¸åãï¼ã使ç¨ã»è¤è£½ã»æ¹å¤ã»åé
|
---|
17 | å¸ï¼ä»¥ä¸ï¼
|
---|
18 | * å©ç¨ã¨å¼ã¶ï¼ãããã¨ãç¡åã§è¨±è«¾ããï¼
|
---|
19 | * (1) æ¬ã½ããã¦ã§ã¢ãã½ã¼ã¹ã³ã¼ãã®å½¢ã§å©ç¨ããå ´åã«ã¯ï¼ä¸è¨ã®èä½
|
---|
20 | * 権表示ï¼ãã®å©ç¨æ¡ä»¶ããã³ä¸è¨ã®ç¡ä¿è¨¼è¦å®ãï¼ãã®ã¾ã¾ã®å½¢ã§ã½ã¼
|
---|
21 | * ã¹ã³ã¼ãä¸ã«å«ã¾ãã¦ãããã¨ï¼
|
---|
22 | * (2) æ¬ã½ããã¦ã§ã¢ãï¼ã©ã¤ãã©ãªå½¢å¼ãªã©ï¼ä»ã®ã½ããã¦ã§ã¢éçºã«ä½¿
|
---|
23 | * ç¨ã§ããå½¢ã§åé
|
---|
24 | å¸ããå ´åã«ã¯ï¼åé
|
---|
25 | å¸ã«ä¼´ãããã¥ã¡ã³ãï¼å©ç¨
|
---|
26 | * è
|
---|
27 | ããã¥ã¢ã«ãªã©ï¼ã«ï¼ä¸è¨ã®è使¨©è¡¨ç¤ºï¼ãã®å©ç¨æ¡ä»¶ããã³ä¸è¨
|
---|
28 | * ã®ç¡ä¿è¨¼è¦å®ãæ²è¼ãããã¨ï¼
|
---|
29 | * (3) æ¬ã½ããã¦ã§ã¢ãï¼æ©å¨ã«çµã¿è¾¼ããªã©ï¼ä»ã®ã½ããã¦ã§ã¢éçºã«ä½¿
|
---|
30 | * ç¨ã§ããªãå½¢ã§åé
|
---|
31 | å¸ããå ´åã«ã¯ï¼æ¬¡ã®ããããã®æ¡ä»¶ãæºããã
|
---|
32 | * ã¨ï¼
|
---|
33 | * (a) åé
|
---|
34 | å¸ã«ä¼´ãããã¥ã¡ã³ãï¼å©ç¨è
|
---|
35 | ããã¥ã¢ã«ãªã©ï¼ã«ï¼ä¸è¨ã®è
|
---|
36 | * 使¨©è¡¨ç¤ºï¼ãã®å©ç¨æ¡ä»¶ããã³ä¸è¨ã®ç¡ä¿è¨¼è¦å®ãæ²è¼ãããã¨ï¼
|
---|
37 | * (b) åé
|
---|
38 | å¸ã®å½¢æ
|
---|
39 | ãï¼å¥ã«å®ããæ¹æ³ã«ãã£ã¦ï¼TOPPERSããã¸ã§ã¯ãã«
|
---|
40 | * å ±åãããã¨ï¼
|
---|
41 | * (4) æ¬ã½ããã¦ã§ã¢ã®å©ç¨ã«ããç´æ¥çã¾ãã¯éæ¥çã«çãããããªãæ
|
---|
42 | * 害ãããï¼ä¸è¨è使¨©è
|
---|
43 | ããã³TOPPERSããã¸ã§ã¯ããå
|
---|
44 | 責ãããã¨ï¼
|
---|
45 | *
|
---|
46 | * æ¬ã½ããã¦ã§ã¢ã¯ï¼ç¡ä¿è¨¼ã§æä¾ããã¦ãããã®ã§ããï¼ä¸è¨è使¨©è
|
---|
47 | ã
|
---|
48 | * ãã³TOPPERSããã¸ã§ã¯ãã¯ï¼æ¬ã½ããã¦ã§ã¢ã«é¢ãã¦ï¼ãã®é©ç¨å¯è½æ§ã
|
---|
49 | * å«ãã¦ï¼ãããªãä¿è¨¼ãè¡ããªãï¼ã¾ãï¼æ¬ã½ããã¦ã§ã¢ã®å©ç¨ã«ããç´
|
---|
50 | * æ¥çã¾ãã¯éæ¥çã«çãããããªãæå®³ã«é¢ãã¦ãï¼ãã®è²¬ä»»ãè² ããªãï¼
|
---|
51 | *
|
---|
52 | */
|
---|
53 |
|
---|
54 | #ifndef _TL16PIR552_H_
|
---|
55 | #define _TL16PIR552_H_
|
---|
56 |
|
---|
57 | #include <s_services.h> /* ããã¤ã¹ãã©ã¤ãç¨æ¨æºã¤ã³ã¯ã«ã¼ããã¡ã¤ã« */
|
---|
58 |
|
---|
59 | /*
|
---|
60 | * ã·ãªã¢ã«ï¼ãã©ã¬ã« I/O TL16PIR552(TI) é¢é£ã®å®ç¾©
|
---|
61 | */
|
---|
62 | /* TL16PIR552ã®ã¬ã¸ã¹ã¿ã®ã¢ãã¬ã¹ */
|
---|
63 | #define RBR 0x00 /* Receiver Buffer (èªã¿åºã) */
|
---|
64 | #define THR 0x00 /* Transmitter Holding Register (æ¸ãåºã) */
|
---|
65 | #define DLL 0x00 /* Divisor Latch (LSB) */
|
---|
66 | #define IER 0x10 /* Interrupt-Enable Register */
|
---|
67 | #define DLM 0x10 /* Divisor Latch (MSB) */
|
---|
68 | #define IIR 0x20 /* Interrupt-Ident Register (èªã¿åºã) */
|
---|
69 | #define FCR 0x20 /* FIFO Control Register (æ¸ãåºã) */
|
---|
70 | #define LCR 0x30 /* Line-Control Register */
|
---|
71 | #define MCR 0x40 /* Modem-Control Register */
|
---|
72 | #define LSR 0x50 /* Line-Status Register */
|
---|
73 | #define MSR 0x60 /* Modem-Status Register */
|
---|
74 | #define SCR 0x70 /* Scratch Register */
|
---|
75 |
|
---|
76 | /* for LCR */
|
---|
77 | #define WORD_LENGTH_8 (BIT1 | BIT0)
|
---|
78 | #define STOP_BITS_1 0u /* BIT2 */
|
---|
79 | #define PARITY_NON 0u /* BIT3, 4 */
|
---|
80 | /* BIT5,6 çç¥ */
|
---|
81 | #define DIVISOR_LATCH_ACC BIT7
|
---|
82 |
|
---|
83 | /* for IER */
|
---|
84 | #define DIS_INT 0u
|
---|
85 | #define RECEIVE_DATA_AVAILABLE BIT0
|
---|
86 | #define TRANS_REG_EMPTY BIT1
|
---|
87 | #define RECEIVE_LINE_STATUS BIT2
|
---|
88 | #define MODEM_STATUS BIT3
|
---|
89 |
|
---|
90 | /* for MCR */
|
---|
91 | #define DTR BIT0
|
---|
92 | #define RTS BIT1
|
---|
93 | #define ENABLE_EXT_INT BIT3
|
---|
94 | #define AUTOFLOW_CONTROL BIT5
|
---|
95 |
|
---|
96 | /* for FCR */
|
---|
97 | #define FIFO_ENABLE BIT0
|
---|
98 | #define RECEIVE_FIFO_RESET BIT1
|
---|
99 | #define TRANS_FIFO_RESET BIT2
|
---|
100 | #define RECEIVE_TRIG_1_BYTE 0u /* BIT6, 7 */
|
---|
101 | #define RECEIVE_TRIG_4_BYTE BIT6
|
---|
102 | #define RECEIVE_TRIG_8_BYTE BIT7
|
---|
103 | #define RECEIVE_TRIG_14_BYTE (BIT6 | BIT7)
|
---|
104 |
|
---|
105 | /* for IIR */
|
---|
106 | #define INT_MASK 0x0f
|
---|
107 | #define INT_RECEIVE_DATA BIT2
|
---|
108 | #define INT_CHAR_TIME_OUT (BIT3 | BIT2)
|
---|
109 | #define INT_TRANS_EMPTY BIT1
|
---|
110 |
|
---|
111 | /* for LSR */
|
---|
112 | #define THRE BIT5
|
---|
113 | #define TEMT BIT6
|
---|
114 |
|
---|
115 | /* ãã¼ã¬ã¼ãå®ç¾©é¢ä¿ */
|
---|
116 | #define PRE_DIVISOR 4
|
---|
117 | #define DIVISOR XIN_CLOCK / (8 * DEVIDE_RATIO * PRE_DIVISOR)
|
---|
118 |
|
---|
119 | #ifndef _MACRO_ONLY
|
---|
120 |
|
---|
121 | /*
|
---|
122 | * ã·ãªã¢ã«I/Oãã¼ã管çãããã¯ã®å®ç¾©
|
---|
123 | */
|
---|
124 | typedef struct sio_port_control_block SIOPCB;
|
---|
125 |
|
---|
126 | #endif /* _MACRO_ONLY */
|
---|
127 |
|
---|
128 | /*
|
---|
129 | * SIOç¨ã·ã¹ãã ã¤ã³ã¿ãã§ã¼ã¹ã¬ã¤ã¤ã¼
|
---|
130 | */
|
---|
131 | /* x : ãã¼ãã®ãã¼ã¹ã¢ãã¬ã¹ãy : ã¬ã¸ã¹ã¿ãªãã»ãããz : ã¬ã¸ã¹ã¿å¤ */
|
---|
132 | #define tl16pir552_wrb( x, y, z ) sil_wrb_mem( (VP)(x + y), z )
|
---|
133 | #define tl16pir552_reb( x, y ) sil_reb_mem( (VP)(x + y) )
|
---|
134 |
|
---|
135 | /*
|
---|
136 | * ã³ã¼ã«ããã¯ã«ã¼ãã³ã®èå¥çªå·
|
---|
137 | */
|
---|
138 | #define SIO_ERDY_SND 1u /* éä¿¡å¯è½ã³ã¼ã«ãã㯠*/
|
---|
139 | #define SIO_ERDY_RCV 2u /* åä¿¡éç¥ã³ã¼ã«ãã㯠*/
|
---|
140 |
|
---|
141 | #ifndef _MACRO_ONLY
|
---|
142 |
|
---|
143 | /*
|
---|
144 | * SIOãã©ã¤ãã®åæåã«ã¼ãã³
|
---|
145 | */
|
---|
146 | extern void tl16pir552_initialize(void);
|
---|
147 |
|
---|
148 | /*
|
---|
149 | * ãªã¼ãã³ãã¦ãããã¼ãããããï¼
|
---|
150 | */
|
---|
151 | extern BOOL tl16pir552_openflag(void);
|
---|
152 |
|
---|
153 | /*
|
---|
154 | * ã·ãªã¢ã«I/Oãã¼ãã®ãªã¼ãã³
|
---|
155 | */
|
---|
156 | extern SIOPCB *tl16pir552_opn_por(ID siopid, VP_INT exinf);
|
---|
157 |
|
---|
158 | /*
|
---|
159 | * ã·ãªã¢ã«I/Oãã¼ãã®ã¯ãã¼ãº
|
---|
160 | */
|
---|
161 | extern void tl16pir552_cls_por(SIOPCB *siopcb);
|
---|
162 |
|
---|
163 | /*
|
---|
164 | * ã·ãªã¢ã«I/Oãã¼ãã¸ã®æåéä¿¡
|
---|
165 | */
|
---|
166 | extern BOOL tl16pir552_snd_chr(SIOPCB *siopcb, char c);
|
---|
167 |
|
---|
168 | /*
|
---|
169 | * ã·ãªã¢ã«I/Oãã¼ãããã®æååä¿¡
|
---|
170 | */
|
---|
171 | extern INT tl16pir552_rcv_chr(SIOPCB *siopcb);
|
---|
172 |
|
---|
173 | /*
|
---|
174 | * ã·ãªã¢ã«I/Oãã¼ãããã®ã³ã¼ã«ããã¯ã®è¨±å¯
|
---|
175 | */
|
---|
176 | extern void tl16pir552_ena_cbr(SIOPCB *siopcb, UINT cbrtn);
|
---|
177 |
|
---|
178 | /*
|
---|
179 | * ã·ãªã¢ã«I/Oãã¼ãããã®ã³ã¼ã«ããã¯ã®ç¦æ¢
|
---|
180 | */
|
---|
181 | extern void tl16pir552_dis_cbr(SIOPCB *siopcb, UINT cbrtn);
|
---|
182 |
|
---|
183 | /*
|
---|
184 | * SIOã®å²è¾¼ã¿ãµã¼ãã¹ã«ã¼ãã³
|
---|
185 | */
|
---|
186 | extern void tl16pir552_uart0_isr(void);
|
---|
187 | extern void tl16pir552_uart1_isr(void);
|
---|
188 |
|
---|
189 | /*
|
---|
190 | * ã·ãªã¢ã«I/Oãã¼ãããã®éä¿¡å¯è½ã³ã¼ã«ããã¯
|
---|
191 | */
|
---|
192 | extern void tl16pir552_ierdy_snd(VP_INT exinf);
|
---|
193 |
|
---|
194 | /*
|
---|
195 | * ã·ãªã¢ã«I/Oãã¼ãããã®åä¿¡éç¥ã³ã¼ã«ããã¯
|
---|
196 | */
|
---|
197 | extern void tl16pir552_ierdy_rcv(VP_INT exinf);
|
---|
198 |
|
---|
199 | /*
|
---|
200 | * ã«ã¼ãã«èµ·åæç¨ã®åæå (sys_putcã§å©ç¨)
|
---|
201 | */
|
---|
202 | extern void tl16pir552_init(void);
|
---|
203 |
|
---|
204 | /*
|
---|
205 | * ã·ãªã¢ã«I/Oãã¼ãã¸ã®æåéä¿¡ï¼ãã¼ãªã³ã°ï¼
|
---|
206 | */
|
---|
207 | extern void tl16pir552_putchar_pol(char c);
|
---|
208 |
|
---|
209 | #endif /* _MACRO_ONLY */
|
---|
210 | #endif /* _TL16PIR552_H_ */
|
---|