1 | /*
|
---|
2 | * TOPPERS/JSP Kernel
|
---|
3 | * Toyohashi Open Platform for Embedded Real-Time Systems/
|
---|
4 | * Just Standard Profile Kernel
|
---|
5 | *
|
---|
6 | * Copyright (C) 2000-2004 by Embedded and Real-Time Systems Laboratory
|
---|
7 | * Toyohashi Univ. of Technology, JAPAN
|
---|
8 | * Copyright (C) 2001-2004 by Industrial Technology Institute,
|
---|
9 | * Miyagi Prefectural Government, JAPAN
|
---|
10 | * Copyright (C) 2002-2004 by Hokkaido Industrial Research Institute, JAPAN
|
---|
11 | * Copyright (C) 2006 by GJ Business Division RICOH COMPANY,LTD. JAPAN
|
---|
12 | *
|
---|
13 | * ä¸è¨è使¨©è
|
---|
14 | ã¯ï¼ä»¥ä¸ã® (1)ã(4) ã®æ¡ä»¶ãï¼Free Software Foundation
|
---|
15 | * ã«ãã£ã¦å
|
---|
16 | ¬è¡¨ããã¦ãã GNU General Public License ã® Version 2 ã«è¨
|
---|
17 | * è¿°ããã¦ããæ¡ä»¶ãæºããå ´åã«éãï¼æ¬ã½ããã¦ã§ã¢ï¼æ¬ã½ããã¦ã§ã¢
|
---|
18 | * ãæ¹å¤ãããã®ãå«ãï¼ä»¥ä¸åãï¼ã使ç¨ã»è¤è£½ã»æ¹å¤ã»åé
|
---|
19 | å¸ï¼ä»¥ä¸ï¼
|
---|
20 | * å©ç¨ã¨å¼ã¶ï¼ãããã¨ãç¡åã§è¨±è«¾ããï¼
|
---|
21 | * (1) æ¬ã½ããã¦ã§ã¢ãã½ã¼ã¹ã³ã¼ãã®å½¢ã§å©ç¨ããå ´åã«ã¯ï¼ä¸è¨ã®èä½
|
---|
22 | * 権表示ï¼ãã®å©ç¨æ¡ä»¶ããã³ä¸è¨ã®ç¡ä¿è¨¼è¦å®ãï¼ãã®ã¾ã¾ã®å½¢ã§ã½ã¼
|
---|
23 | * ã¹ã³ã¼ãä¸ã«å«ã¾ãã¦ãããã¨ï¼
|
---|
24 | * (2) æ¬ã½ããã¦ã§ã¢ãï¼ã©ã¤ãã©ãªå½¢å¼ãªã©ï¼ä»ã®ã½ããã¦ã§ã¢éçºã«ä½¿
|
---|
25 | * ç¨ã§ããå½¢ã§åé
|
---|
26 | å¸ããå ´åã«ã¯ï¼åé
|
---|
27 | å¸ã«ä¼´ãããã¥ã¡ã³ãï¼å©ç¨
|
---|
28 | * è
|
---|
29 | ããã¥ã¢ã«ãªã©ï¼ã«ï¼ä¸è¨ã®è使¨©è¡¨ç¤ºï¼ãã®å©ç¨æ¡ä»¶ããã³ä¸è¨
|
---|
30 | * ã®ç¡ä¿è¨¼è¦å®ãæ²è¼ãããã¨ï¼
|
---|
31 | * (3) æ¬ã½ããã¦ã§ã¢ãï¼æ©å¨ã«çµã¿è¾¼ããªã©ï¼ä»ã®ã½ããã¦ã§ã¢éçºã«ä½¿
|
---|
32 | * ç¨ã§ããªãå½¢ã§åé
|
---|
33 | å¸ããå ´åã«ã¯ï¼æ¬¡ã®ããããã®æ¡ä»¶ãæºããã
|
---|
34 | * ã¨ï¼
|
---|
35 | * (a) åé
|
---|
36 | å¸ã«ä¼´ãããã¥ã¡ã³ãï¼å©ç¨è
|
---|
37 | ããã¥ã¢ã«ãªã©ï¼ã«ï¼ä¸è¨ã®è
|
---|
38 | * 使¨©è¡¨ç¤ºï¼ãã®å©ç¨æ¡ä»¶ããã³ä¸è¨ã®ç¡ä¿è¨¼è¦å®ãæ²è¼ãããã¨ï¼
|
---|
39 | * (b) åé
|
---|
40 | å¸ã®å½¢æ
|
---|
41 | ãï¼å¥ã«å®ããæ¹æ³ã«ãã£ã¦ï¼TOPPERSããã¸ã§ã¯ãã«
|
---|
42 | * å ±åãããã¨ï¼
|
---|
43 | * (4) æ¬ã½ããã¦ã§ã¢ã®å©ç¨ã«ããç´æ¥çã¾ãã¯éæ¥çã«çãããããªãæ
|
---|
44 | * 害ãããï¼ä¸è¨è使¨©è
|
---|
45 | ããã³TOPPERSããã¸ã§ã¯ããå
|
---|
46 | 責ãããã¨ï¼
|
---|
47 | *
|
---|
48 | * æ¬ã½ããã¦ã§ã¢ã¯ï¼ç¡ä¿è¨¼ã§æä¾ããã¦ãããã®ã§ããï¼ä¸è¨è使¨©è
|
---|
49 | ã
|
---|
50 | * ãã³TOPPERSããã¸ã§ã¯ãã¯ï¼æ¬ã½ããã¦ã§ã¢ã«é¢ãã¦ï¼ãã®é©ç¨å¯è½æ§ã
|
---|
51 | * å«ãã¦ï¼ãããªãä¿è¨¼ãè¡ããªãï¼ã¾ãï¼æ¬ã½ããã¦ã§ã¢ã®å©ç¨ã«ããç´
|
---|
52 | * æ¥çã¾ãã¯éæ¥çã«çãããããªãæå®³ã«é¢ãã¦ãï¼ãã®è²¬ä»»ãè² ããªãï¼
|
---|
53 | *
|
---|
54 | * @(#) $Id$
|
---|
55 | */
|
---|
56 |
|
---|
57 |
|
---|
58 | #include "jsp_kernel.h"
|
---|
59 | #include "sh7047.h"
|
---|
60 | #include <sil.h>
|
---|
61 |
|
---|
62 | void hardware_init_hook(void)
|
---|
63 | {
|
---|
64 | unsigned long *p = (unsigned long *)SRAM_START;
|
---|
65 |
|
---|
66 | /* initial Module Standby register */
|
---|
67 | sil_wrh_mem((VP)(IOREG_MST_BASE+IOREG_CR1_OFFSET), 0xf023); /* sci4,sci3,sci2 */
|
---|
68 | sil_wrh_mem((VP)(IOREG_MST_BASE+IOREG_CR2_OFFSET), 0xe0f0); /* cmt */
|
---|
69 |
|
---|
70 | /* initial base state */
|
---|
71 | sil_wrh_mem((VP)(IOREG_BSC_BASE+IOREG_BCR1_OFFSET), 0x600e);/* CS0:8bit */
|
---|
72 | sil_wrh_mem((VP)(IOREG_BSC_BASE+IOREG_BCR2_OFFSET), 0xffff);/* CS0:idle cycle 3*/
|
---|
73 | sil_wrh_mem((VP)(IOREG_BSC_BASE+IOREG_WCR1_OFFSET), 0xfff2);/* CS0 2Wait */
|
---|
74 |
|
---|
75 | /* IOãã¼ãè¨å® */
|
---|
76 | sil_wrh_mem((VP)(IOREG_PFC_BASE+IOREG_PACRL1_OFFSET), 0x1115); /* 0001 0001 0001 0101 */
|
---|
77 | sil_wrh_mem((VP)(IOREG_PFC_BASE+IOREG_PACRL2_OFFSET), 0x4000); /* 0100 0000 0000 0000 */ /* PA6 */
|
---|
78 | sil_wrh_mem((VP)(IOREG_PFC_BASE+IOREG_PACRL3_OFFSET), 0x03bf); /* 0000 0011 1011 1111 */ /* PA6 */
|
---|
79 | sil_wrh_mem((VP)(IOREG_PFC_BASE+IOREG_PAIORL_OFFSET), 0x5ebf); /* 0101 1110 1011 1111 */
|
---|
80 |
|
---|
81 | sil_wrh_mem((VP)(IOREG_PFC_BASE+IOREG_PBCR1_OFFSET), 0x2c00); /* 0010 1100 0000 0000 */ /* TXD4,RXD4 */
|
---|
82 | sil_wrh_mem((VP)(IOREG_PFC_BASE+IOREG_PBCR2_OFFSET), 0x04f5); /* 0000 0100 1111 0101 */ /* TXD4,RXD4 */
|
---|
83 | sil_wrh_mem((VP)(IOREG_PFC_BASE+IOREG_PBIOR_OFFSET), 0x0023); /* 0000 0000 0010 0011 */ /* TXD4,RXD4 */
|
---|
84 |
|
---|
85 | sil_wrh_mem((VP)(IOREG_PFC_BASE+IOREG_PDCRL1_OFFSET), 0x00ff); /* 0000 0000 1111 1111 */
|
---|
86 | sil_wrh_mem((VP)(IOREG_PFC_BASE+IOREG_PDCRL2_OFFSET), 0x0000); /* 0000 0000 0000 0000 */
|
---|
87 | sil_wrh_mem((VP)(IOREG_PFC_BASE+IOREG_PDIORL_OFFSET), 0x0000); /* 0000 0000 0000 0000 */
|
---|
88 |
|
---|
89 | sil_wrh_mem((VP)(IOREG_PFC_BASE+IOREG_PECRH_OFFSET), 0x0fff); /* 0000 1111 1111 1111 */
|
---|
90 | sil_wrh_mem((VP)(IOREG_PFC_BASE+IOREG_PECRL1_OFFSET), 0x0000); /* 0000 0000 0000 0000 */
|
---|
91 | sil_wrh_mem((VP)(IOREG_PFC_BASE+IOREG_PECRL2_OFFSET), 0xff00); /* 1111 1111 0000 0000 */
|
---|
92 | sil_wrh_mem((VP)(IOREG_PFC_BASE+IOREG_PEIORH_OFFSET), 0x003f); /* 0000 0000 0011 1111 */
|
---|
93 | sil_wrh_mem((VP)(IOREG_PFC_BASE+IOREG_PEIORL_OFFSET), 0x00f0); /* 0000 0000 1111 0000 */
|
---|
94 |
|
---|
95 | /* SRAM clear */
|
---|
96 | while(p < (unsigned long *)SRAM_END){
|
---|
97 | *p++ = 0L;
|
---|
98 | }
|
---|
99 | }
|
---|
100 |
|
---|
101 | /*
|
---|
102 | * å²ãè¾¼ã¿ã³ã³ããã¼ã©ã®åæå
|
---|
103 | */
|
---|
104 | void sh2_init_intcontorller (void)
|
---|
105 | {
|
---|
106 | sil_wrh_mem((VP)(IOREG_INTC_BASE+IOREG_IPRA_OFFSET), 0x0000);
|
---|
107 | sil_wrh_mem((VP)(IOREG_INTC_BASE+IOREG_IPRD_OFFSET), 0x0000);
|
---|
108 | sil_wrh_mem((VP)(IOREG_INTC_BASE+IOREG_IPRE_OFFSET), 0x0000);
|
---|
109 | sil_wrh_mem((VP)(IOREG_INTC_BASE+IOREG_IPRF_OFFSET), 0x0000);
|
---|
110 | sil_wrh_mem((VP)(IOREG_INTC_BASE+IOREG_IPRG_OFFSET), 0x0000);
|
---|
111 | sil_wrh_mem((VP)(IOREG_INTC_BASE+IOREG_IPRH_OFFSET), 0x0000);
|
---|
112 | }
|
---|
113 |
|
---|