1 | /*
|
---|
2 | * TOPPERS/JSP Kernel
|
---|
3 | * Toyohashi Open Platform for Embedded Real-Time Systems/
|
---|
4 | * Just Standard Profile Kernel
|
---|
5 | *
|
---|
6 | * Copyright (C) 2000-2003 by Embedded and Real-Time Systems Laboratory
|
---|
7 | * Toyohashi Univ. of Technology, JAPAN
|
---|
8 | * Copyright (C) 2000-2003 by Industrial Technology Institute,
|
---|
9 | * Miyagi Prefectural Government, JAPAN
|
---|
10 | *
|
---|
11 | * ä¸è¨è使¨©è
|
---|
12 | ã¯ï¼ä»¥ä¸ã® (1)ã(4) ã®æ¡ä»¶ãï¼Free Software Foundation
|
---|
13 | * ã«ãã£ã¦å
|
---|
14 | ¬è¡¨ããã¦ãã GNU General Public License ã® Version 2 ã«è¨
|
---|
15 | * è¿°ããã¦ããæ¡ä»¶ãæºããå ´åã«éãï¼æ¬ã½ããã¦ã§ã¢ï¼æ¬ã½ããã¦ã§ã¢
|
---|
16 | * ãæ¹å¤ãããã®ãå«ãï¼ä»¥ä¸åãï¼ã使ç¨ã»è¤è£½ã»æ¹å¤ã»åé
|
---|
17 | å¸ï¼ä»¥ä¸ï¼
|
---|
18 | * å©ç¨ã¨å¼ã¶ï¼ãããã¨ãç¡åã§è¨±è«¾ããï¼
|
---|
19 | * (1) æ¬ã½ããã¦ã§ã¢ãã½ã¼ã¹ã³ã¼ãã®å½¢ã§å©ç¨ããå ´åã«ã¯ï¼ä¸è¨ã®èä½
|
---|
20 | * 権表示ï¼ãã®å©ç¨æ¡ä»¶ããã³ä¸è¨ã®ç¡ä¿è¨¼è¦å®ãï¼ãã®ã¾ã¾ã®å½¢ã§ã½ã¼
|
---|
21 | * ã¹ã³ã¼ãä¸ã«å«ã¾ãã¦ãããã¨ï¼
|
---|
22 | * (2) æ¬ã½ããã¦ã§ã¢ãï¼ã©ã¤ãã©ãªå½¢å¼ãªã©ï¼ä»ã®ã½ããã¦ã§ã¢éçºã«ä½¿
|
---|
23 | * ç¨ã§ããå½¢ã§åé
|
---|
24 | å¸ããå ´åã«ã¯ï¼åé
|
---|
25 | å¸ã«ä¼´ãããã¥ã¡ã³ãï¼å©ç¨
|
---|
26 | * è
|
---|
27 | ããã¥ã¢ã«ãªã©ï¼ã«ï¼ä¸è¨ã®è使¨©è¡¨ç¤ºï¼ãã®å©ç¨æ¡ä»¶ããã³ä¸è¨
|
---|
28 | * ã®ç¡ä¿è¨¼è¦å®ãæ²è¼ãããã¨ï¼
|
---|
29 | * (3) æ¬ã½ããã¦ã§ã¢ãï¼æ©å¨ã«çµã¿è¾¼ããªã©ï¼ä»ã®ã½ããã¦ã§ã¢éçºã«ä½¿
|
---|
30 | * ç¨ã§ããªãå½¢ã§åé
|
---|
31 | å¸ããå ´åã«ã¯ï¼æ¬¡ã®ããããã®æ¡ä»¶ãæºããã
|
---|
32 | * ã¨ï¼
|
---|
33 | * (a) åé
|
---|
34 | å¸ã«ä¼´ãããã¥ã¡ã³ãï¼å©ç¨è
|
---|
35 | ããã¥ã¢ã«ãªã©ï¼ã«ï¼ä¸è¨ã®è
|
---|
36 | * 使¨©è¡¨ç¤ºï¼ãã®å©ç¨æ¡ä»¶ããã³ä¸è¨ã®ç¡ä¿è¨¼è¦å®ãæ²è¼ãããã¨ï¼
|
---|
37 | * (b) åé
|
---|
38 | å¸ã®å½¢æ
|
---|
39 | ãï¼å¥ã«å®ããæ¹æ³ã«ãã£ã¦ï¼TOPPERSããã¸ã§ã¯ãã«
|
---|
40 | * å ±åãããã¨ï¼
|
---|
41 | * (4) æ¬ã½ããã¦ã§ã¢ã®å©ç¨ã«ããç´æ¥çã¾ãã¯éæ¥çã«çãããããªãæ
|
---|
42 | * 害ãããï¼ä¸è¨è使¨©è
|
---|
43 | ããã³TOPPERSããã¸ã§ã¯ããå
|
---|
44 | 責ãããã¨ï¼
|
---|
45 | *
|
---|
46 | * æ¬ã½ããã¦ã§ã¢ã¯ï¼ç¡ä¿è¨¼ã§æä¾ããã¦ãããã®ã§ããï¼ä¸è¨è使¨©è
|
---|
47 | ã
|
---|
48 | * ãã³TOPPERSããã¸ã§ã¯ãã¯ï¼æ¬ã½ããã¦ã§ã¢ã«é¢ãã¦ï¼ãã®é©ç¨å¯è½æ§ã
|
---|
49 | * å«ãã¦ï¼ãããªãä¿è¨¼ãè¡ããªãï¼ã¾ãï¼æ¬ã½ããã¦ã§ã¢ã®å©ç¨ã«ããç´
|
---|
50 | * æ¥çã¾ãã¯éæ¥çã«çãããããªãæå®³ã«é¢ãã¦ãï¼ãã®è²¬ä»»ãè² ããªãï¼
|
---|
51 | */
|
---|
52 |
|
---|
53 | #ifndef _MIPS3_H_
|
---|
54 | #define _MIPS3_H_
|
---|
55 |
|
---|
56 | #include <util.h>
|
---|
57 |
|
---|
58 | /*
|
---|
59 | * MIPS3 ç¨å®ç¾©
|
---|
60 | */
|
---|
61 |
|
---|
62 | /* CPUã³ã¢ã®å
|
---|
63 | é¨ã¬ã¸ã¹ã¿ã®åç§° */
|
---|
64 | #define zero $0 /* 常æã¼ã */
|
---|
65 | #define at $1 /* ã¢ã»ã³ãã©ã®ãã³ãã©ãª */
|
---|
66 | #define v0 $2 /* 颿°ã®æ»ãå¤ */
|
---|
67 | #define v1 $3
|
---|
68 | #define a0 $4 /* 颿°ã®å¼æ° */
|
---|
69 | #define a1 $5
|
---|
70 | #define a2 $6
|
---|
71 | #define a3 $7
|
---|
72 | #define t0 $8 /* ãã³ãã©ãªã¬ã¸ã¹ã¿ tx (x=0-9)ï¼é¢æ°å¼ã³åºãã§ç ´å£ */
|
---|
73 | #define t1 $9
|
---|
74 | #define t2 $10
|
---|
75 | #define t3 $11
|
---|
76 | #define t4 $12
|
---|
77 | #define t5 $13
|
---|
78 | #define t6 $14
|
---|
79 | #define t7 $15
|
---|
80 | #define s0 $16 /* sx (x=0-7) : 颿°å¼ã³åºãã§ä¸å¤ãªã¬ã¸ã¹ã¿ */
|
---|
81 | #define s1 $17
|
---|
82 | #define s2 $18
|
---|
83 | #define s3 $19
|
---|
84 | #define s4 $20
|
---|
85 | #define s5 $21
|
---|
86 | #define s6 $22
|
---|
87 | #define s7 $23
|
---|
88 | #define t8 $24 /* ãã³ãã©ãªã¬ã¸ã¹ã¿ tx (x=0-9)ï¼é¢æ°å¼ã³åºãã§ç ´å£ */
|
---|
89 | #define t9 $25
|
---|
90 | #define k0 $26 /* OSç¨ã«äºç´æ¸ã¿ */
|
---|
91 | #define kt0 $26
|
---|
92 | #define k1 $27
|
---|
93 | #define kt1 $27
|
---|
94 | #define gp $28 /* 大å夿°é åã®ãã¼ã¹ã¢ãã¬ã¹ */
|
---|
95 | #define sp $29 /* ã¹ã¿ãã¯ãã¤ã³ã¿ */
|
---|
96 | #define fp $30 /* ãã¬ã¼ã ãã¤ã³ã¿ */
|
---|
97 | /* ããã㯠*/
|
---|
98 | #define s8 $30 /* s8 : 颿°å¼ã³åºãã§ä¸å¤ãªã¬ã¸ã¹ã¿ */
|
---|
99 | #define ra $31 /* 颿°ããã®æ»ãã¢ãã¬ã¹ */
|
---|
100 |
|
---|
101 | /* CP0ã®å
|
---|
102 | é¨ã¬ã¸ã¹ã¿ã®åç§° */
|
---|
103 | #define Index $0
|
---|
104 | #define Random $1
|
---|
105 | #define EntryLo0 $2
|
---|
106 | #define EntryLo1 $3
|
---|
107 | #define Context $4
|
---|
108 | #define PageMask $5
|
---|
109 | #define Wired $6
|
---|
110 | #define Error $7
|
---|
111 | #define BadVAddr $8
|
---|
112 | #define Count $9
|
---|
113 | #define EntryHi $10
|
---|
114 | #define Compare $11
|
---|
115 | #define Status $12
|
---|
116 | #define Cause $13
|
---|
117 | #define EPC $14
|
---|
118 | #define PRId $15
|
---|
119 | #define Config $16
|
---|
120 | #define LLAddr $17
|
---|
121 | #define WatchLo $18
|
---|
122 | #define WatchHi $19
|
---|
123 | #define XContext $20
|
---|
124 | /* $21-$24 - äºç´ */
|
---|
125 | #define Performance $25
|
---|
126 | #define ParityErr $26
|
---|
127 | #define CacheErr $27
|
---|
128 | #define TagLo $28
|
---|
129 | #define TagHi $29
|
---|
130 | #define ErrorEPC $30
|
---|
131 | /* $31 - äºç´ */
|
---|
132 |
|
---|
133 | /* ã¤ã³ã©ã¤ã³ã¢ã»ã³ãã©å
|
---|
134 | ã§ä½¿ãå ´åã®å®ç¾© */
|
---|
135 | #define str_k0 "$26"
|
---|
136 | #define str_Status "$12"
|
---|
137 |
|
---|
138 | /* ã¹ãã¼ã¿ã¹ã¬ã¸ã¹ã¿é¢ä¿ */
|
---|
139 | #define SR_IE BIT0 /* IEããã */
|
---|
140 | #define SR_EXL BIT1 /* EXLããã */
|
---|
141 | #define SR_ERL BIT2 /* ERLããã */
|
---|
142 |
|
---|
143 | #define SR_EXL_IE (SR_EXL | SR_IE) /* EXL,IEããã */
|
---|
144 | #define SR_ERL_EXL (SR_ERL | SR_EXL) /* ERL,EXLããã */
|
---|
145 | #define SR_ERL_EXL_IE (SR_ERL_EXL | SR_IE) /* ERL,EXL,IEããã */
|
---|
146 | #define SR_IM 0xff00 /* IMããããåãåºããã¹ã¯ */
|
---|
147 |
|
---|
148 | #define SR_UX BIT5 /* UXããã */
|
---|
149 | #define SR_SX BIT6 /* SXããã */
|
---|
150 | #define SR_KX BIT7 /* SXããã */
|
---|
151 | #define SR_DE BIT16 /* DEããã */
|
---|
152 | #define SR_SR BIT20 /* SRããã */
|
---|
153 | #define SR_BEV BIT22 /* BEVããã */
|
---|
154 | #define SR_RE BIT25 /* REããã */
|
---|
155 | #define SR_CU0 BIT28 /* CU0ããã */
|
---|
156 | #define SR_CU1 BIT29 /* CU1ããã */
|
---|
157 | #define SR_CU2 BIT30 /* CU2ããã */
|
---|
158 | #define SR_XX BIT31 /* XXããã */
|
---|
159 |
|
---|
160 | /* åå ã¬ã¸ã¹ã¿é¢ä¿ */
|
---|
161 | #define Cause_IP0 BIT8 /* IP0ããã */
|
---|
162 | #define Cause_IP1 BIT9 /* IP1ããã */
|
---|
163 | #define Cause_IP2 BIT10 /* IP2ããã */
|
---|
164 | #define Cause_IP3 BIT11 /* IP3ããã */
|
---|
165 | #define Cause_IP4 BIT12 /* IP4ããã */
|
---|
166 | #define Cause_IP5 BIT13 /* IP5ããã */
|
---|
167 | #define Cause_IP6 BIT14 /* IP6ããã */
|
---|
168 | #define Cause_IP7 BIT15 /* IP7ããã */
|
---|
169 |
|
---|
170 | /* å¤é¨å²ãè¾¼ã¿ã«å¯¾ããIPãããã®å¥å */
|
---|
171 | #define Cause_Int0 Cause_IP2 /* Int0è¦æ±ããã */
|
---|
172 | #define Cause_Int1 Cause_IP3 /* Int1è¦æ±ããã */
|
---|
173 | #define Cause_Int2 Cause_IP4 /* Int2è¦æ±ããã */
|
---|
174 | #define Cause_Int3 Cause_IP5 /* Int3è¦æ±ããã */
|
---|
175 | #define Cause_Int4 Cause_IP6 /* Int4è¦æ±ããã */
|
---|
176 |
|
---|
177 | /* åå ã¬ã¸ã¹ã¿ããåå ã³ã¼ããåãåºããã¹ã¯ */
|
---|
178 | #define ExcCode_mask 0x7c
|
---|
179 |
|
---|
180 | /* ä¾å¤ã³ã¼ã */
|
---|
181 | #define Int 0 /* å²ãè¾¼ã¿ä¾å¤ */
|
---|
182 | #define Mod 1 /* TLB夿´ä¾å¤ */
|
---|
183 | #define TLBL 2 /* TLBä¸ä¸è´ä¾å¤ (ãã¼ãã¾ãã¯å½ä»¤ãã§ãã) */
|
---|
184 | #define TLBS 3 /* TLBä¸ä¸è´ä¾å¤ (ã¹ãã¢) */
|
---|
185 | #define AdEL 4 /* ã¢ãã¬ã¹ã¨ã©ã¼ä¾å¤ (ãã¼ãã¾ãã¯å½ä»¤ãã§ãã) */
|
---|
186 | #define AdES 5 /* ã¢ãã¬ã¹ã¨ã©ã¼ä¾å¤ (ã¹ãã¢) */
|
---|
187 | #define IBE 6 /* ãã¹ã¨ã©ã¼ä¾å¤ (å½ä»¤ãã§ãã) */
|
---|
188 | #define DBE 7 /* ãã¹ã¨ã©ã¼ä¾å¤ (ãã¼ã¿ã®ãã¼ãã¾ãã¯ã¹ãã¢) */
|
---|
189 | #define Sys 8 /* ã·ã¹ãã ã³ã¼ã«ä¾å¤ */
|
---|
190 | #define Bp 9 /* ãã¬ã¤ã¯ãã¤ã³ãä¾å¤ */
|
---|
191 | #define RI 10 /* äºç´å½ä»¤ä¾å¤ */
|
---|
192 | #define CpU 11 /* ã³ããã»ããµä½¿ç¨ä¸å¯ä¾å¤ */
|
---|
193 | #define Ov 12 /* æ¼ç®ãªã¼ãã¼ããã¼ä¾å¤ */
|
---|
194 | #define Tr 13 /* ãã©ããä¾å¤ */
|
---|
195 | /* 14 - äºç´ */
|
---|
196 | #define FPE 15 /* æµ®åå°æ°ç¹ä¾å¤ */
|
---|
197 | /* 16-22 - äºç´ */
|
---|
198 | #define WATCH 23 /* ã¦ã©ããä¾å¤ */
|
---|
199 | /* 24-31 - äºç´ */
|
---|
200 |
|
---|
201 | /* å²è¾¼ã¿è¦å çªå· */
|
---|
202 | #define INTNO_IP0 0
|
---|
203 | #define INTNO_IP1 1
|
---|
204 | #define INTNO_IP2 2
|
---|
205 | #define INTNO_IP3 3
|
---|
206 | #define INTNO_IP4 4
|
---|
207 | #define INTNO_IP5 5
|
---|
208 | #define INTNO_IP6 6
|
---|
209 | #define INTNO_IP7 7
|
---|
210 |
|
---|
211 | /* ã³ã¢ã®å²è¾¼ã¿ã®æ¬æ°ï¼ã½ããã¦ã§ã¢å²è¾¼ã¿ãå«ãï¼ */
|
---|
212 | #define TMAX_CORE_INTNO 8
|
---|
213 |
|
---|
214 | /*
|
---|
215 | * MIPS3ã³ã¢ã®ã¹ãã¼ã¿ã¹ã¬ã¸ã¹ã¿ã«è¨å®å¯è½ãªæé«å²è¾¼ã¿è¨±å¯ããããã¿ã¼ã³
|
---|
216 | */
|
---|
217 | #define MAX_IPM 0xff
|
---|
218 |
|
---|
219 | /*
|
---|
220 | * MIPS3ã³ã¢ã«è¨å®ããå²è¾¼ã¿ãã¹ã¯ã®ãã§ãã¯
|
---|
221 | */
|
---|
222 | #define CHECK_CORE_IPM(ipm) CHECK_PAR(0 <= (ipm) && (ipm) <= MAX_IPM)
|
---|
223 |
|
---|
224 | /*
|
---|
225 | * CPUä¾å¤ã®ç¨®é¡æ°
|
---|
226 | */
|
---|
227 | #define TMAX_CORE_EXCNO 32u
|
---|
228 |
|
---|
229 | /*
|
---|
230 | * ãã°åºåæã®ã¹ã¿ãã¯æ§é ã®å®ç¾©
|
---|
231 | * cpu_config.hã«ãããcpu_experr颿°ãcpu_support.Sãåç
|
---|
232 | §ã®ãã¨ã
|
---|
233 | */
|
---|
234 | #ifndef _MACRO_ONLY
|
---|
235 |
|
---|
236 | typedef struct exc_stack {
|
---|
237 |
|
---|
238 | /* ã¬ã¸ã¹ã¿ç¾¤ã®å®ç¾© */
|
---|
239 | UW sp;
|
---|
240 | UW at;
|
---|
241 | UW v0;
|
---|
242 | UW v1;
|
---|
243 | UW a0;
|
---|
244 | UW a1;
|
---|
245 | UW a2;
|
---|
246 | UW a3;
|
---|
247 | UW t0;
|
---|
248 | UW t1;
|
---|
249 | UW t2;
|
---|
250 | UW t3;
|
---|
251 | UW t4;
|
---|
252 | UW t5;
|
---|
253 | UW t6;
|
---|
254 | UW t7;
|
---|
255 | UW t8;
|
---|
256 | UW t9;
|
---|
257 | UW gp;
|
---|
258 | UW fp;
|
---|
259 | UW ra;
|
---|
260 |
|
---|
261 | UW CP0_Status;
|
---|
262 | UW CP0_EPC;
|
---|
263 |
|
---|
264 | UW hi;
|
---|
265 | UW lo;
|
---|
266 |
|
---|
267 | } EXCSTACK;
|
---|
268 |
|
---|
269 | #endif /* _MACRO_ONLY */
|
---|
270 |
|
---|
271 | #endif /* _MIPS3_H_ */
|
---|