1 | /*
|
---|
2 | * TOPPERS/JSP Kernel
|
---|
3 | * Toyohashi Open Platform for Embedded Real-Time Systems/
|
---|
4 | * Just Standard Profile Kernel
|
---|
5 | *
|
---|
6 | * Copyright (C) 2000-2003 by Embedded and Real-Time Systems Laboratory
|
---|
7 | * Toyohashi Univ. of Technology, JAPAN
|
---|
8 | *
|
---|
9 | * ä¸è¨è使¨©è
|
---|
10 | ã¯ï¼ä»¥ä¸ã® (1)ã(4) ã®æ¡ä»¶ãï¼Free Software Foundation
|
---|
11 | * ã«ãã£ã¦å
|
---|
12 | ¬è¡¨ããã¦ãã GNU General Public License ã® Version 2 ã«è¨
|
---|
13 | * è¿°ããã¦ããæ¡ä»¶ãæºããå ´åã«éãï¼æ¬ã½ããã¦ã§ã¢ï¼æ¬ã½ããã¦ã§ã¢
|
---|
14 | * ãæ¹å¤ãããã®ãå«ãï¼ä»¥ä¸åãï¼ã使ç¨ã»è¤è£½ã»æ¹å¤ã»åé
|
---|
15 | å¸ï¼ä»¥ä¸ï¼
|
---|
16 | * å©ç¨ã¨å¼ã¶ï¼ãããã¨ãç¡åã§è¨±è«¾ããï¼
|
---|
17 | * (1) æ¬ã½ããã¦ã§ã¢ãã½ã¼ã¹ã³ã¼ãã®å½¢ã§å©ç¨ããå ´åã«ã¯ï¼ä¸è¨ã®èä½
|
---|
18 | * 権表示ï¼ãã®å©ç¨æ¡ä»¶ããã³ä¸è¨ã®ç¡ä¿è¨¼è¦å®ãï¼ãã®ã¾ã¾ã®å½¢ã§ã½ã¼
|
---|
19 | * ã¹ã³ã¼ãä¸ã«å«ã¾ãã¦ãããã¨ï¼
|
---|
20 | * (2) æ¬ã½ããã¦ã§ã¢ãï¼ã©ã¤ãã©ãªå½¢å¼ãªã©ï¼ä»ã®ã½ããã¦ã§ã¢éçºã«ä½¿
|
---|
21 | * ç¨ã§ããå½¢ã§åé
|
---|
22 | å¸ããå ´åã«ã¯ï¼åé
|
---|
23 | å¸ã«ä¼´ãããã¥ã¡ã³ãï¼å©ç¨
|
---|
24 | * è
|
---|
25 | ããã¥ã¢ã«ãªã©ï¼ã«ï¼ä¸è¨ã®è使¨©è¡¨ç¤ºï¼ãã®å©ç¨æ¡ä»¶ããã³ä¸è¨
|
---|
26 | * ã®ç¡ä¿è¨¼è¦å®ãæ²è¼ãããã¨ï¼
|
---|
27 | * (3) æ¬ã½ããã¦ã§ã¢ãï¼æ©å¨ã«çµã¿è¾¼ããªã©ï¼ä»ã®ã½ããã¦ã§ã¢éçºã«ä½¿
|
---|
28 | * ç¨ã§ããªãå½¢ã§åé
|
---|
29 | å¸ããå ´åã«ã¯ï¼æ¬¡ã®ããããã®æ¡ä»¶ãæºããã
|
---|
30 | * ã¨ï¼
|
---|
31 | * (a) åé
|
---|
32 | å¸ã«ä¼´ãããã¥ã¡ã³ãï¼å©ç¨è
|
---|
33 | ããã¥ã¢ã«ãªã©ï¼ã«ï¼ä¸è¨ã®è
|
---|
34 | * 使¨©è¡¨ç¤ºï¼ãã®å©ç¨æ¡ä»¶ããã³ä¸è¨ã®ç¡ä¿è¨¼è¦å®ãæ²è¼ãããã¨ï¼
|
---|
35 | * (b) åé
|
---|
36 | å¸ã®å½¢æ
|
---|
37 | ãï¼å¥ã«å®ããæ¹æ³ã«ãã£ã¦ï¼TOPPERSããã¸ã§ã¯ãã«
|
---|
38 | * å ±åãããã¨ï¼
|
---|
39 | * (4) æ¬ã½ããã¦ã§ã¢ã®å©ç¨ã«ããç´æ¥çã¾ãã¯éæ¥çã«çãããããªãæ
|
---|
40 | * 害ãããï¼ä¸è¨è使¨©è
|
---|
41 | ããã³TOPPERSããã¸ã§ã¯ããå
|
---|
42 | 責ãããã¨ï¼
|
---|
43 | *
|
---|
44 | * æ¬ã½ããã¦ã§ã¢ã¯ï¼ç¡ä¿è¨¼ã§æä¾ããã¦ãããã®ã§ããï¼ä¸è¨è使¨©è
|
---|
45 | ã
|
---|
46 | * ãã³TOPPERSããã¸ã§ã¯ãã¯ï¼æ¬ã½ããã¦ã§ã¢ã«é¢ãã¦ï¼ãã®é©ç¨å¯è½æ§ã
|
---|
47 | * å«ãã¦ï¼ãããªãä¿è¨¼ãè¡ããªãï¼ã¾ãï¼æ¬ã½ããã¦ã§ã¢ã®å©ç¨ã«ããç´
|
---|
48 | * æ¥çã¾ãã¯éæ¥çã«çãããããªãæå®³ã«é¢ãã¦ãï¼ãã®è²¬ä»»ãè² ããªãï¼
|
---|
49 | *
|
---|
50 | * @(#) $Id: m32r.h,v 1.1 2007/05/30 03:56:47 honda Exp $
|
---|
51 | */
|
---|
52 |
|
---|
53 | #ifndef _M32R_H_
|
---|
54 | #define _M32R_H_
|
---|
55 |
|
---|
56 | /*
|
---|
57 | * M32Rï¼32102ï¼å
|
---|
58 | ±éã®ã¬ã¸ã¹ã¿
|
---|
59 | */
|
---|
60 |
|
---|
61 | /* å²è¾¼ã¿é¢é£ã®ã¬ã¸ã¹ã¿ */
|
---|
62 | #define ICUISTS 0xeff004
|
---|
63 | #define ICUIREQ0 0xeff008
|
---|
64 | #define ICUIREQ1 0xeff00c
|
---|
65 | #define ICUSBICR 0xeff018
|
---|
66 | #define ICUIMASK 0xeff01c
|
---|
67 |
|
---|
68 | #define __ICUCR(x) ICUCR_##x
|
---|
69 | #define _ICUCR(x) __ICUCR(x)
|
---|
70 | #define ICUCR_INT 0xeff200
|
---|
71 | #define ICUCR_MFT 0xeff23c
|
---|
72 | #define ICUCR_SIO 0xeff2bc
|
---|
73 | #define ICUCR(x,y) (_ICUCR(x) + (0x4*y))
|
---|
74 |
|
---|
75 | /* ã¿ã¤ãé¢é£ã¬ã¸ã¹ã¿ */
|
---|
76 | #define MFTCR 0xefc000
|
---|
77 | #define MFTRPR 0xefc004
|
---|
78 | #define MFTMOD(x) (0xefc100 + ((x) * 0x100))
|
---|
79 | #define MFTBOS(x) (0xefc104 + ((x) * 0x100))
|
---|
80 | #define MFTCUT(x) (0xefc108 + ((x) * 0x100))
|
---|
81 | #define MFTRLD(x) (0xefc10c + ((x) * 0x100))
|
---|
82 | #define MFTMCMPRLD(x) (0xefc110 + ((x) * 0x100))
|
---|
83 |
|
---|
84 | /* ã·ãªã¢ã«é¢é£ã¬ã¸ã¹ã¿ */
|
---|
85 | #define SIOCR(x) (0xefd000 + ((x) * 0x100))
|
---|
86 | #define SIOMOD0(x) (0xefd004 + ((x) * 0x100))
|
---|
87 | #define SIOMOD1(x) (0xefd008 + ((x) * 0x100))
|
---|
88 | #define SIOSTS(x) (0xefd00c + ((x) * 0x100))
|
---|
89 | #define SIOTRCR(x) (0xefd010 + ((x) * 0x100))
|
---|
90 | #define SIOBAUR(x) (0xefd014 + ((x) * 0x100))
|
---|
91 | #define SIORBAUR(x) (0xefd018 + ((x) * 0x100))
|
---|
92 | #define SIOTXB(x) (0xefd01c + ((x) * 0x100))
|
---|
93 | #define SIORXB(x) (0xefd020 + ((x) * 0x100))
|
---|
94 |
|
---|
95 | /* ããã°ã©ããã«I/Oãã¼ãé¢é£ã¬ã¸ã¹ã¿ */
|
---|
96 | #define PIEN 0xef1000
|
---|
97 | #define PDATA(x) (0xef1020+(x))
|
---|
98 | #define PDIR(x) (0xef1040+(x))
|
---|
99 | #define PMOD(x) (0xef1060+((x)*2))
|
---|
100 | #define PODCR(x) (0xef1080+((x)*2))
|
---|
101 | /* å¤é¨ãã¹ã³ã³ããã¼ã© */
|
---|
102 | #define BSELCR(x) (0xef5000 + ((x)*4))
|
---|
103 |
|
---|
104 | /* SDRAMã³ã³ããã¼ã© */
|
---|
105 | #define SDRF0 0xef6000
|
---|
106 | #define SDRF1 0xef6004
|
---|
107 | #define SDIR0 0xef6008
|
---|
108 | #define SDIR1 0xef600c
|
---|
109 | #define SDBR (0xef6010)
|
---|
110 | #define SDADR(x) (0xef6020 + ((x)*32))
|
---|
111 | #define SDER(x) (0xef6024 + ((x)*32))
|
---|
112 | #define SDTR(x) (0xef6028 + ((x)*32))
|
---|
113 | #define SDMOD(x) (0xef602c + ((x)*32))
|
---|
114 |
|
---|
115 | /* CPUåä½ã¢ã¼ãé¢é£ã®ã¬ã¸ã¹ã¿ */
|
---|
116 | #define CPUCLKCR 0xef4000
|
---|
117 | #define CLKMOD 0xef4004
|
---|
118 | #define PLLCR 0xef4008
|
---|
119 |
|
---|
120 | #endif /* _M32R_H_ */
|
---|