1 | /*
|
---|
2 | * TOPPERS/JSP Kernel
|
---|
3 | * Toyohashi Open Platform for Embedded Real-Time Systems/
|
---|
4 | * Just Standard Profile Kernel
|
---|
5 | *
|
---|
6 | * Copyright (C) 2000-2004 by Embedded and Real-Time Systems Laboratory
|
---|
7 | * Toyohashi Univ. of Technology, JAPAN
|
---|
8 | * Copyright (C) 2001-2004 by Dep. of Computer Science and Engineering
|
---|
9 | * Tomakomai National College of Technology, JAPAN
|
---|
10 | * Copyright (C) 2001-2007 by Industrial Technology Institute,
|
---|
11 | * Miyagi Prefectural Government, JAPAN
|
---|
12 | *
|
---|
13 | * ä¸è¨è使¨©è
|
---|
14 | ã¯ï¼ä»¥ä¸ã® (1)ã(4) ã®æ¡ä»¶ãï¼Free Software Foundation
|
---|
15 | * ã«ãã£ã¦å
|
---|
16 | ¬è¡¨ããã¦ãã GNU General Public License ã® Version 2 ã«è¨
|
---|
17 | * è¿°ããã¦ããæ¡ä»¶ãæºããå ´åã«éãï¼æ¬ã½ããã¦ã§ã¢ï¼æ¬ã½ããã¦ã§ã¢
|
---|
18 | * ãæ¹å¤ãããã®ãå«ãï¼ä»¥ä¸åãï¼ã使ç¨ã»è¤è£½ã»æ¹å¤ã»åé
|
---|
19 | å¸ï¼ä»¥ä¸ï¼
|
---|
20 | * å©ç¨ã¨å¼ã¶ï¼ãããã¨ãç¡åã§è¨±è«¾ããï¼
|
---|
21 | * (1) æ¬ã½ããã¦ã§ã¢ãã½ã¼ã¹ã³ã¼ãã®å½¢ã§å©ç¨ããå ´åã«ã¯ï¼ä¸è¨ã®èä½
|
---|
22 | * 権表示ï¼ãã®å©ç¨æ¡ä»¶ããã³ä¸è¨ã®ç¡ä¿è¨¼è¦å®ãï¼ãã®ã¾ã¾ã®å½¢ã§ã½ã¼
|
---|
23 | * ã¹ã³ã¼ãä¸ã«å«ã¾ãã¦ãããã¨ï¼
|
---|
24 | * (2) æ¬ã½ããã¦ã§ã¢ãï¼ã©ã¤ãã©ãªå½¢å¼ãªã©ï¼ä»ã®ã½ããã¦ã§ã¢éçºã«ä½¿
|
---|
25 | * ç¨ã§ããå½¢ã§åé
|
---|
26 | å¸ããå ´åã«ã¯ï¼åé
|
---|
27 | å¸ã«ä¼´ãããã¥ã¡ã³ãï¼å©ç¨
|
---|
28 | * è
|
---|
29 | ããã¥ã¢ã«ãªã©ï¼ã«ï¼ä¸è¨ã®è使¨©è¡¨ç¤ºï¼ãã®å©ç¨æ¡ä»¶ããã³ä¸è¨
|
---|
30 | * ã®ç¡ä¿è¨¼è¦å®ãæ²è¼ãããã¨ï¼
|
---|
31 | * (3) æ¬ã½ããã¦ã§ã¢ãï¼æ©å¨ã«çµã¿è¾¼ããªã©ï¼ä»ã®ã½ããã¦ã§ã¢éçºã«ä½¿
|
---|
32 | * ç¨ã§ããªãå½¢ã§åé
|
---|
33 | å¸ããå ´åã«ã¯ï¼æ¬¡ã®ããããã®æ¡ä»¶ãæºããã
|
---|
34 | * ã¨ï¼
|
---|
35 | * (a) åé
|
---|
36 | å¸ã«ä¼´ãããã¥ã¡ã³ãï¼å©ç¨è
|
---|
37 | ããã¥ã¢ã«ãªã©ï¼ã«ï¼ä¸è¨ã®è
|
---|
38 | * 使¨©è¡¨ç¤ºï¼ãã®å©ç¨æ¡ä»¶ããã³ä¸è¨ã®ç¡ä¿è¨¼è¦å®ãæ²è¼ãããã¨ï¼
|
---|
39 | * (b) åé
|
---|
40 | å¸ã®å½¢æ
|
---|
41 | ãï¼å¥ã«å®ããæ¹æ³ã«ãã£ã¦ï¼TOPPERSããã¸ã§ã¯ãã«
|
---|
42 | * å ±åãããã¨ï¼
|
---|
43 | * (4) æ¬ã½ããã¦ã§ã¢ã®å©ç¨ã«ããç´æ¥çã¾ãã¯éæ¥çã«çãããããªãæ
|
---|
44 | * 害ãããï¼ä¸è¨è使¨©è
|
---|
45 | ããã³TOPPERSããã¸ã§ã¯ããå
|
---|
46 | 責ãããã¨ï¼
|
---|
47 | *
|
---|
48 | * æ¬ã½ããã¦ã§ã¢ã¯ï¼ç¡ä¿è¨¼ã§æä¾ããã¦ãããã®ã§ããï¼ä¸è¨è使¨©è
|
---|
49 | ã
|
---|
50 | * ãã³TOPPERSããã¸ã§ã¯ãã¯ï¼æ¬ã½ããã¦ã§ã¢ã«é¢ãã¦ï¼ãã®é©ç¨å¯è½æ§ã
|
---|
51 | * å«ãã¦ï¼ãããªãä¿è¨¼ãè¡ããªãï¼ã¾ãï¼æ¬ã½ããã¦ã§ã¢ã®å©ç¨ã«ããç´
|
---|
52 | * æ¥çã¾ãã¯éæ¥çã«çãããããªãæå®³ã«é¢ãã¦ãï¼ãã®è²¬ä»»ãè² ããªãï¼
|
---|
53 | */
|
---|
54 |
|
---|
55 | #ifndef _H8S_H_
|
---|
56 | #define _H8S_H_
|
---|
57 |
|
---|
58 | #include <util.h>
|
---|
59 |
|
---|
60 | /*
|
---|
61 | * H8S/2600, H8S/2000 CPU ç¨å®ç¾©
|
---|
62 | * å²è¾¼ã¿é¢é£ã¨I/Oãã¼ãã¯ãããæ¯ã«ç°ãªãã®ã§
|
---|
63 | * h8sxxxx.hã§å®ç¾©ãã¦ããã
|
---|
64 | */
|
---|
65 |
|
---|
66 | /*
|
---|
67 | * ãã¼ã¹ã¢ãã¬ã¹
|
---|
68 | */
|
---|
69 | #ifndef H8S_NORMAL_MODE
|
---|
70 | #define H8S_BASE_ADDR 0xff0000 /* ã¢ããã³ã¹ãã¢ã¼ã */
|
---|
71 | #else /* H8S_NORMAL_MODE */
|
---|
72 | #define H8S_BASE_ADDR 0x000000 /* ãã¼ãã«ã¢ã¼ã */
|
---|
73 | #endif /* H8S_NORMAL_MODE */
|
---|
74 |
|
---|
75 | /*
|
---|
76 | * ã³ã³ãã£ã·ã§ã³ã³ã¼ãã¬ã¸ã¹ã¿(CCR)
|
---|
77 | */
|
---|
78 | #define CCR_I BIT7
|
---|
79 | #define CCR_UI BIT6
|
---|
80 | #define CCR_H BIT5
|
---|
81 | #define CCR_U BIT4
|
---|
82 | #define CCR_N BIT3
|
---|
83 | #define CCR_Z BIT2
|
---|
84 | #define CCR_V BIT1
|
---|
85 | #define CCR_C BIT0
|
---|
86 |
|
---|
87 | /*
|
---|
88 | * ã¨ã¯ã¹ãã³ãã¬ã¸ã¹ã¿(EXR)
|
---|
89 | */
|
---|
90 | #define EXR_T BIT7 /* ãã¬ã¼ã¹ããã */
|
---|
91 | #define EXR_I2 BIT2 /* å²è¾¼ã¿ãã¹ã¯ããã */
|
---|
92 | #define EXR_I1 BIT1 /* å²è¾¼ã¿ãã¹ã¯ããã */
|
---|
93 | #define EXR_I0 BIT0 /* å²è¾¼ã¿ãã¹ã¯ããã */
|
---|
94 |
|
---|
95 | /* å²è¾¼ã¿ãã¹ã¯ãããåå¾ç¨ãã¹ã¯ */
|
---|
96 | #define EXR_I_MASK (EXR_I2|EXR_I1|EXR_I0)
|
---|
97 |
|
---|
98 | /*
|
---|
99 | * MCUåä½ã¢ã¼ãé¢é£ã®ã¬ã¸ã¹ã¿
|
---|
100 | */
|
---|
101 |
|
---|
102 | /* ã¬ã¸ã¹ã¿ã®ã¢ãã¬ã¹ */
|
---|
103 | #define MDCR 0xff3b /* ã¢ã¼ãã³ã³ããã¼ã«ã¬ã¸ã¹ã¿ */
|
---|
104 | #define SYSCR 0xff39 /* ã·ã¹ãã ã³ã³ããã¼ã«ã¬ã¸ã¹ã¿ */
|
---|
105 |
|
---|
106 | /* åã¬ã¸ã¹ã¿ã®ããããã¿ã¼ã³ */
|
---|
107 |
|
---|
108 | /* MDCR */
|
---|
109 | #define MDS2 BIT2
|
---|
110 | #define MDS1 BIT1
|
---|
111 | #define MDS0 BIT0
|
---|
112 |
|
---|
113 | /* SYSCR */
|
---|
114 | #define INTM1 BIT5
|
---|
115 | #define INTM0 BIT4
|
---|
116 | #define NMIEG BIT3
|
---|
117 | #define LWROD BIT2
|
---|
118 | #define IRQPAS BIT1
|
---|
119 | #define RAME BIT0
|
---|
120 |
|
---|
121 | #define INT_MODE2 INTM1 /* å²è¾¼ã¿å¶å¾¡ã¢ã¼ãï¼ */
|
---|
122 | #define RAME_BIT 0x0
|
---|
123 |
|
---|
124 | #endif /* _H8S_H_ */
|
---|