1 | /*
|
---|
2 | * TOPPERS/JSP Kernel
|
---|
3 | * Toyohashi Open Platform for Embedded Real-Time Systems/
|
---|
4 | * Just Standard Profile Kernel
|
---|
5 | *
|
---|
6 | * Copyright (C) 2000-2004 by Embedded and Real-Time Systems Laboratory
|
---|
7 | * Toyohashi Univ. of Technology, JAPAN
|
---|
8 | * Copyright (C) 2001-2007 by Industrial Technology Institute,
|
---|
9 | * Miyagi Prefectural Government, JAPAN
|
---|
10 | * Copyright (C) 2001-2004 by Dep. of Computer Science and Engineering
|
---|
11 | * Tomakomai National College of Technology, JAPAN
|
---|
12 | * Copyright (C) 2003-2004 by Katsuhiro Amano
|
---|
13 | *
|
---|
14 | * ä¸è¨è使¨©è
|
---|
15 | ã¯ï¼ä»¥ä¸ã® (1)ã(4) ã®æ¡ä»¶ãï¼Free Software Foundation
|
---|
16 | * ã«ãã£ã¦å
|
---|
17 | ¬è¡¨ããã¦ãã GNU General Public License ã® Version 2 ã«è¨
|
---|
18 | * è¿°ããã¦ããæ¡ä»¶ãæºããå ´åã«éãï¼æ¬ã½ããã¦ã§ã¢ï¼æ¬ã½ããã¦ã§ã¢
|
---|
19 | * ãæ¹å¤ãããã®ãå«ãï¼ä»¥ä¸åãï¼ã使ç¨ã»è¤è£½ã»æ¹å¤ã»åé
|
---|
20 | å¸ï¼ä»¥ä¸ï¼
|
---|
21 | * å©ç¨ã¨å¼ã¶ï¼ãããã¨ãç¡åã§è¨±è«¾ããï¼
|
---|
22 | * (1) æ¬ã½ããã¦ã§ã¢ãã½ã¼ã¹ã³ã¼ãã®å½¢ã§å©ç¨ããå ´åã«ã¯ï¼ä¸è¨ã®èä½
|
---|
23 | * 権表示ï¼ãã®å©ç¨æ¡ä»¶ããã³ä¸è¨ã®ç¡ä¿è¨¼è¦å®ãï¼ãã®ã¾ã¾ã®å½¢ã§ã½ã¼
|
---|
24 | * ã¹ã³ã¼ãä¸ã«å«ã¾ãã¦ãããã¨ï¼
|
---|
25 | * (2) æ¬ã½ããã¦ã§ã¢ãï¼ã©ã¤ãã©ãªå½¢å¼ãªã©ï¼ä»ã®ã½ããã¦ã§ã¢éçºã«ä½¿
|
---|
26 | * ç¨ã§ããå½¢ã§åé
|
---|
27 | å¸ããå ´åã«ã¯ï¼åé
|
---|
28 | å¸ã«ä¼´ãããã¥ã¡ã³ãï¼å©ç¨
|
---|
29 | * è
|
---|
30 | ããã¥ã¢ã«ãªã©ï¼ã«ï¼ä¸è¨ã®è使¨©è¡¨ç¤ºï¼ãã®å©ç¨æ¡ä»¶ããã³ä¸è¨
|
---|
31 | * ã®ç¡ä¿è¨¼è¦å®ãæ²è¼ãããã¨ï¼
|
---|
32 | * (3) æ¬ã½ããã¦ã§ã¢ãï¼æ©å¨ã«çµã¿è¾¼ããªã©ï¼ä»ã®ã½ããã¦ã§ã¢éçºã«ä½¿
|
---|
33 | * ç¨ã§ããªãå½¢ã§åé
|
---|
34 | å¸ããå ´åã«ã¯ï¼æ¬¡ã®ããããã®æ¡ä»¶ãæºããã
|
---|
35 | * ã¨ï¼
|
---|
36 | * (a) åé
|
---|
37 | å¸ã«ä¼´ãããã¥ã¡ã³ãï¼å©ç¨è
|
---|
38 | ããã¥ã¢ã«ãªã©ï¼ã«ï¼ä¸è¨ã®è
|
---|
39 | * 使¨©è¡¨ç¤ºï¼ãã®å©ç¨æ¡ä»¶ããã³ä¸è¨ã®ç¡ä¿è¨¼è¦å®ãæ²è¼ãããã¨ï¼
|
---|
40 | * (b) åé
|
---|
41 | å¸ã®å½¢æ
|
---|
42 | ãï¼å¥ã«å®ããæ¹æ³ã«ãã£ã¦ï¼TOPPERSããã¸ã§ã¯ãã«
|
---|
43 | * å ±åãããã¨ï¼
|
---|
44 | * (4) æ¬ã½ããã¦ã§ã¢ã®å©ç¨ã«ããç´æ¥çã¾ãã¯éæ¥çã«çãããããªãæ
|
---|
45 | * 害ãããï¼ä¸è¨è使¨©è
|
---|
46 | ããã³TOPPERSããã¸ã§ã¯ããå
|
---|
47 | 責ãããã¨ï¼
|
---|
48 | *
|
---|
49 | * æ¬ã½ããã¦ã§ã¢ã¯ï¼ç¡ä¿è¨¼ã§æä¾ããã¦ãããã®ã§ããï¼ä¸è¨è使¨©è
|
---|
50 | ã
|
---|
51 | * ãã³TOPPERSããã¸ã§ã¯ãã¯ï¼æ¬ã½ããã¦ã§ã¢ã«é¢ãã¦ï¼ãã®é©ç¨å¯è½æ§ã
|
---|
52 | * å«ãã¦ï¼ãããªãä¿è¨¼ãè¡ããªãï¼ã¾ãï¼æ¬ã½ããã¦ã§ã¢ã®å©ç¨ã«ããç´
|
---|
53 | * æ¥çã¾ãã¯éæ¥çã«çãããããªãæå®³ã«é¢ãã¦ãï¼ãã®è²¬ä»»ãè² ããªãï¼
|
---|
54 | *
|
---|
55 | * @(#) $Id: h8_sil.c,v 1.7 2007/03/23 07:58:33 honda Exp $
|
---|
56 | */
|
---|
57 |
|
---|
58 | /*
|
---|
59 | * ã·ã¹ãã ã¤ã³ã¿ãã§ã¼ã¹ã¬ã¤ã¤ï¼è¿½å é¨åï¼
|
---|
60 | *ããI/Oãã¼ãã®ãã¼ã¿ã»ãã£ã¬ã¯ã·ã§ã³ã»ã¬ã¸ã¹ã¿DDRã¸ã®ã¢ã¯ã»ã¹
|
---|
61 | *ããH8ã®DDRã¯æ¸ãè¾¼ã¿å°ç¨ã§ããããã®ã¾ã¾ã§ã¯ææã®ãããã ãã
|
---|
62 | *ãã夿´ãããã¨ãã§ããªããï¼bset,bclrå½ä»¤ã§ãåé¿ä¸å¯ï¼
|
---|
63 | *ãããã®ãããæ¬å®è£
|
---|
64 | ã§ã¯ãã¡ã¢ãªä¸ã«ãã³ãã©ãªãç¨æãã¦ãDDRã®
|
---|
65 | *ããç¾å¨å¤ãä¿æããæ¹æ³ãæ¡ã£ã¦ããã
|
---|
66 | *ãã
|
---|
67 | *ãããã¼ã7ã¯å
|
---|
68 | ¥åå°ç¨ã®ãããçç¥ãã¦ããã
|
---|
69 | */
|
---|
70 |
|
---|
71 | #include "jsp_kernel.h"
|
---|
72 | #include "check.h"
|
---|
73 | #include "task.h"
|
---|
74 | #include <h8_sil.h>
|
---|
75 |
|
---|
76 | /* ã¡ã¢ãªä¸ã®ãã³ãã©ãªé å */
|
---|
77 | static UB ddr_tmp[] = {
|
---|
78 | /* 1 2 3 4 5 */
|
---|
79 | H8P1DDR0, H8P2DDR0, H8P3DDR0, H8P4DDR0, H8P5DDR0,
|
---|
80 | /* 6 8 9 A B */
|
---|
81 | H8P6DDR0, H8P8DDR0, H8P9DDR0, H8PADDR0, H8PBDDR0
|
---|
82 | };
|
---|
83 |
|
---|
84 | /* åãã¼ãã®ã¢ãã¬ã¹ */
|
---|
85 | static const VP ddr_adr[] = {
|
---|
86 | /* 1 2 3 4 5 */
|
---|
87 | (VP)H8P1DDR, (VP)H8P2DDR, (VP)H8P3DDR, (VP)H8P4DDR, (VP)H8P5DDR,
|
---|
88 | /* 6 8 9 A B */
|
---|
89 | (VP)H8P6DDR, (VP)H8P8DDR, (VP)H8P9DDR, (VP)H8PADDR, (VP)H8PBDDR
|
---|
90 | };
|
---|
91 |
|
---|
92 |
|
---|
93 | /*
|
---|
94 | * DDRã®èªã¿åºã
|
---|
95 | */
|
---|
96 | UB sil_reb_ddr(IO_PORT port)
|
---|
97 | {
|
---|
98 | assert((IO_PORT1 <= port) && (port <= IO_PORTB));
|
---|
99 | return ddr_tmp[port];
|
---|
100 | }
|
---|
101 |
|
---|
102 | /*
|
---|
103 | * DDRã®æ¸ãè¾¼ã¿
|
---|
104 | */
|
---|
105 | void sil_wrb_ddr(IO_PORT port, UB data)
|
---|
106 | {
|
---|
107 | assert((IO_PORT1 <= port) && (port <= IO_PORTB));
|
---|
108 | ddr_tmp[port] = data;
|
---|
109 | sil_wrb_mem(ddr_adr[port], (VB)data);
|
---|
110 | }
|
---|
111 |
|
---|
112 | /*
|
---|
113 | * DDRã®ANDæ¼ç®
|
---|
114 | */
|
---|
115 | void sil_anb_ddr(IO_PORT port, UB data)
|
---|
116 | {
|
---|
117 | UB ddr = sil_reb_ddr(port);
|
---|
118 |
|
---|
119 | ddr &= data;
|
---|
120 | sil_wrb_ddr(port, ddr);
|
---|
121 | }
|
---|
122 |
|
---|
123 | /*
|
---|
124 | * DDRã®ORæ¼ç®
|
---|
125 | */
|
---|
126 | void sil_orb_ddr(IO_PORT port, UB data)
|
---|
127 | {
|
---|
128 | UB ddr = sil_reb_ddr(port);
|
---|
129 |
|
---|
130 | ddr |= data;
|
---|
131 | sil_wrb_ddr(port, ddr);
|
---|
132 | }
|
---|
133 |
|
---|