1 | /*
|
---|
2 | * TOPPERS/JSP Kernel
|
---|
3 | * Toyohashi Open Platform for Embedded Real-Time Systems/
|
---|
4 | * Just Standard Profile Kernel
|
---|
5 | *
|
---|
6 | * Copyright (C) 2000-2003 by Embedded and Real-Time Systems Laboratory
|
---|
7 | * Toyohashi Univ. of Technology, JAPAN
|
---|
8 | * Copyright (C) 2003 by Advanced Data Controls, Corp
|
---|
9 | * Copyright (C) 2004 by Embedded and Real-Time Systems Laboratory
|
---|
10 | * Graduate School of Information Science, Nagoya Univ., JAPAN
|
---|
11 | * 2009 by Suikan
|
---|
12 | *
|
---|
13 | * ä¸è¨è使¨©è
|
---|
14 | ã¯ï¼ä»¥ä¸ã® (1)ã(4) ã®æ¡ä»¶ãï¼Free Software Foundation
|
---|
15 | * ã«ãã£ã¦å
|
---|
16 | ¬è¡¨ããã¦ãã GNU General Public License ã® Version 2 ã«è¨
|
---|
17 | * è¿°ããã¦ããæ¡ä»¶ãæºããå ´åã«éãï¼æ¬ã½ããã¦ã§ã¢ï¼æ¬ã½ããã¦ã§ã¢
|
---|
18 | * ãæ¹å¤ãããã®ãå«ãï¼ä»¥ä¸åãï¼ã使ç¨ã»è¤è£½ã»æ¹å¤ã»åé
|
---|
19 | å¸ï¼ä»¥ä¸ï¼
|
---|
20 | * å©ç¨ã¨å¼ã¶ï¼ãããã¨ãç¡åã§è¨±è«¾ããï¼
|
---|
21 | * (1) æ¬ã½ããã¦ã§ã¢ãã½ã¼ã¹ã³ã¼ãã®å½¢ã§å©ç¨ããå ´åã«ã¯ï¼ä¸è¨ã®èä½
|
---|
22 | * 権表示ï¼ãã®å©ç¨æ¡ä»¶ããã³ä¸è¨ã®ç¡ä¿è¨¼è¦å®ãï¼ãã®ã¾ã¾ã®å½¢ã§ã½ã¼
|
---|
23 | * ã¹ã³ã¼ãä¸ã«å«ã¾ãã¦ãããã¨ï¼
|
---|
24 | * (2) æ¬ã½ããã¦ã§ã¢ãï¼ã©ã¤ãã©ãªå½¢å¼ãªã©ï¼ä»ã®ã½ããã¦ã§ã¢éçºã«ä½¿
|
---|
25 | * ç¨ã§ããå½¢ã§åé
|
---|
26 | å¸ããå ´åã«ã¯ï¼åé
|
---|
27 | å¸ã«ä¼´ãããã¥ã¡ã³ãï¼å©ç¨
|
---|
28 | * è
|
---|
29 | ããã¥ã¢ã«ãªã©ï¼ã«ï¼ä¸è¨ã®è使¨©è¡¨ç¤ºï¼ãã®å©ç¨æ¡ä»¶ããã³ä¸è¨
|
---|
30 | * ã®ç¡ä¿è¨¼è¦å®ãæ²è¼ãããã¨ï¼
|
---|
31 | * (3) æ¬ã½ããã¦ã§ã¢ãï¼æ©å¨ã«çµã¿è¾¼ããªã©ï¼ä»ã®ã½ããã¦ã§ã¢éçºã«ä½¿
|
---|
32 | * ç¨ã§ããªãå½¢ã§åé
|
---|
33 | å¸ããå ´åã«ã¯ï¼æ¬¡ã®ããããã®æ¡ä»¶ãæºããã
|
---|
34 | * ã¨ï¼
|
---|
35 | * (a) åé
|
---|
36 | å¸ã«ä¼´ãããã¥ã¡ã³ãï¼å©ç¨è
|
---|
37 | ããã¥ã¢ã«ãªã©ï¼ã«ï¼ä¸è¨ã®è
|
---|
38 | * 使¨©è¡¨ç¤ºï¼ãã®å©ç¨æ¡ä»¶ããã³ä¸è¨ã®ç¡ä¿è¨¼è¦å®ãæ²è¼ãããã¨ï¼
|
---|
39 | * (b) åé
|
---|
40 | å¸ã®å½¢æ
|
---|
41 | ãï¼å¥ã«å®ããæ¹æ³ã«ãã£ã¦ï¼TOPPERSããã¸ã§ã¯ãã«
|
---|
42 | * å ±åãããã¨ï¼
|
---|
43 | * (4) æ¬ã½ããã¦ã§ã¢ã®å©ç¨ã«ããç´æ¥çã¾ãã¯éæ¥çã«çãããããªãæ
|
---|
44 | * 害ãããï¼ä¸è¨è使¨©è
|
---|
45 | ããã³TOPPERSããã¸ã§ã¯ããå
|
---|
46 | 責ãããã¨ï¼
|
---|
47 | *
|
---|
48 | * æ¬ã½ããã¦ã§ã¢ã¯ï¼ç¡ä¿è¨¼ã§æä¾ããã¦ãããã®ã§ããï¼ä¸è¨è使¨©è
|
---|
49 | ã
|
---|
50 | * ãã³TOPPERSããã¸ã§ã¯ãã¯ï¼æ¬ã½ããã¦ã§ã¢ã«é¢ãã¦ï¼ãã®é©ç¨å¯è½æ§ã
|
---|
51 | * å«ãã¦ï¼ãããªãä¿è¨¼ãè¡ããªãï¼ã¾ãï¼æ¬ã½ããã¦ã§ã¢ã®å©ç¨ã«ããç´
|
---|
52 | * æ¥çã¾ãã¯éæ¥çã«çãããããªãæå®³ã«é¢ãã¦ãï¼ãã®è²¬ä»»ãè² ããªãï¼
|
---|
53 | *
|
---|
54 | */
|
---|
55 |
|
---|
56 | /*
|
---|
57 | * ã¿ã¼ã²ããã·ã¹ãã ä¾åã¢ã¸ã¥ã¼ã«ï¼CQ-FRK-NXP-ARMï¼
|
---|
58 | */
|
---|
59 |
|
---|
60 | #include "jsp_kernel.h"
|
---|
61 | #include <lpc2388.h>
|
---|
62 |
|
---|
63 |
|
---|
64 |
|
---|
65 | /*
|
---|
66 | * OSCã®åæå(ã·ã¹ãã åºæ). 4MHz ã®å
|
---|
67 | é¨ãªã·ã¬ã¼ã¿ã使ã
|
---|
68 | */
|
---|
69 | static void
|
---|
70 | init_clock()
|
---|
71 | {
|
---|
72 | /* 1. ããPLLã使ç¨ãã¦ãããªãããã£ã¹ã³ãã¯ããããã£ã¼ãã»ã·ã¼ã±ã³ã¹ãè¸ã */
|
---|
73 | PLLCON &= 0xFFFFFFFD; /* Clear bit 1, PLL bypassed */
|
---|
74 | PLLFEED = 0xAA;
|
---|
75 | PLLFEED = 0x55;
|
---|
76 |
|
---|
77 | /* 2. PLLããã£ã»ã¼ãã«ãããã£ã¼ãã»ã·ã¼ã±ã³ã¹ãè¸ãã */
|
---|
78 | PLLCON = 0; /* Disable PLL */
|
---|
79 | PLLFEED = 0xAA;
|
---|
80 | PLLFEED = 0x55;
|
---|
81 |
|
---|
82 | /* 3. CPUã¯ããã¯ã»ãã£ãã¤ãã®è¨å®ããPLLãªãã§ãé
|
---|
83 | ããªããããªãããã«è¨å®ããã */
|
---|
84 | CCLKCFG = 0; /* CCLK = PCLK / 1 */
|
---|
85 |
|
---|
86 | /* 4. PLLã®ã¯ããã¯ã½ã¼ã¹ã夿´ããã */
|
---|
87 | CLKSRCSEL = 0; /* Select 4MHz internal oscillator*/
|
---|
88 | // CLKSRCSEL = 1; /* Select 12MHz main oscillator*/
|
---|
89 |
|
---|
90 | /* 5. PLLCFGã¸ã®æ¸ãè¾¼ã¿ãè¡ãããã£ã¼ãã»ã·ã¼ã±ã³ã¹ãè¸ãã§æå¹åããã
|
---|
91 | * PLLCFGã¯ãPLLããã£ã»ã¼ãã«ã®ã¨ãã«ã ã夿´ã§ããã */
|
---|
92 | PLLCFG = 35; /* Divide by 1, Multiply by 72, PCLK = 4*72 = 288MHz */
|
---|
93 | // PLLCFG = 11; /* Divide by 1, Multiply by 24, PCLK = 12*24 = 288MHz */
|
---|
94 | PLLFEED = 0xAA;
|
---|
95 | PLLFEED = 0x55;
|
---|
96 |
|
---|
97 | /* 6. PLLãã¤ãã¼ãã«ã«ãããã£ã¼ãã»ã·ã¼ã±ã³ã¹ãè¸ã. */
|
---|
98 | PLLCON = 1; /* Enable PLL */
|
---|
99 | PLLFEED = 0xAA;
|
---|
100 | PLLFEED = 0x55;
|
---|
101 |
|
---|
102 | /* 7. CPUã¯ããã¯ã»ãã£ãã¤ãã®å¤ããPLLåä½ç¨ã«å¤æ´ããã
|
---|
103 | * ããã¯å¿
|
---|
104 | ããPLLãã¯ããã¯æºã¨ãã¦æ¥ç¶ããåã«è¡ãã */
|
---|
105 | CCLKCFG = 3; /* CCLK = PCLK/4 = 288/4 = 72MHz */
|
---|
106 |
|
---|
107 | /* 8. PLLSTATã¬ã¸ã¹ã¿ã®PLOCK bitã調ã¹ã¦ãPLLãããã¯ããã¾ã§å¾
|
---|
108 | ã¤ã
|
---|
109 | * ãããã¯PLOCKå²ãè¾¼ã¿ã使ç¨ãã¦ãããããããã¯ãPLLã®å
|
---|
110 | ¥åã¯ããã¯ãå°ãã(32kHzãªã©)ãªãã
|
---|
111 | * åç´ã«ã¦ã§ã¤ãã»ã«ã¼ããåãã¦ãããã*/
|
---|
112 | while ( !(PLLSTAT & (1<<26)))
|
---|
113 | ;
|
---|
114 |
|
---|
115 | /* 9. PLLãã·ã¹ãã ã«æ¥ç¶ãããã£ã¼ãã·ã¼ã±ã³ã¹ãå®è¡ãã */
|
---|
116 | PLLCON = 3; /* Select PLL as CPU clock source */
|
---|
117 | PLLFEED = 0xAA;
|
---|
118 | PLLFEED = 0x55;
|
---|
119 | }
|
---|
120 |
|
---|
121 |
|
---|
122 |
|
---|
123 |
|
---|
124 | /*
|
---|
125 | * ã¿ã¼ã²ããã·ã¹ãã ä¾åã®åæå
|
---|
126 | */
|
---|
127 | void
|
---|
128 | sys_initialize()
|
---|
129 | {
|
---|
130 | int i;
|
---|
131 |
|
---|
132 | init_vector(); /* SRAMã®ãªããããLPC2388å
|
---|
133 | ±é */
|
---|
134 |
|
---|
135 | init_clock(); /* PLLã®è¨å®ãã·ã¹ãã åºæ */
|
---|
136 |
|
---|
137 | init_uart0(); /* UART0ã®åæåãã·ã¹ãã åºæ */
|
---|
138 |
|
---|
139 | init_IRQ(); /* VICãåæåãããLPC2388å
|
---|
140 | ±é */
|
---|
141 |
|
---|
142 | /* å¿
|
---|
143 | è¦ãªããªãã§ã©ã«ã®é»æºãå
|
---|
144 | ¥ãã(ã·ã¹ãã åºæ) */
|
---|
145 | /* ãªããUART0ã¨TIMER3ã¯LPC2388å
|
---|
146 | ±éã§å¿
|
---|
147 | è¦ */
|
---|
148 | PCONP |= 0x00800008; /* bit3:UART0, bit23:TIMER3 */
|
---|
149 |
|
---|
150 | /* UART0ã®ãã³ãè¨å® (LPC2388å
|
---|
151 | ±é) */
|
---|
152 | PINSEL0 &= ~0xF0; /* bit 4-7ã ããã¯ãªã¢ */
|
---|
153 | PINSEL0 |= 0x50; /* UARTå
|
---|
154 | ¥åºåãå²ãå½ã¦ */
|
---|
155 |
|
---|
156 | /*
|
---|
157 | * ARMã®ãã¯ã¿ãã¼ãã«ã¸å²è¾¼ã¿ãã³ãã©ãç»é²ï¼ã©ã®ARMv4ã·ã¹ãã ã§ãè¦æ±ãããï¼
|
---|
158 | */
|
---|
159 | arm_install_handler(IRQ_Number,IRQ_Handler);
|
---|
160 |
|
---|
161 | }
|
---|
162 |
|
---|
163 |
|
---|
164 |
|
---|
165 |
|
---|
166 |
|
---|