[26] | 1 | /*
|
---|
| 2 | * TOPPERS/JSP Kernel
|
---|
| 3 | * Toyohashi Open Platform for Embedded Real-Time Systems/
|
---|
| 4 | * Just Standard Profile Kernel
|
---|
| 5 | *
|
---|
| 6 | * Copyright (C) 2000-2003 by Embedded and Real-Time Systems Laboratory
|
---|
| 7 | * Toyohashi Univ. of Technology, JAPAN
|
---|
| 8 | * Copyright (C) 2003 by Advanced Data Controls, Corp
|
---|
| 9 | * Copyright (C) 2004 by Embedded and Real-Time Systems Laboratory
|
---|
| 10 | * Graduate School of Information Science, Nagoya Univ., JAPAN
|
---|
| 11 | * 2009 by Suikan
|
---|
| 12 | *
|
---|
| 13 | * ä¸è¨èä½æ¨©è
|
---|
| 14 | ã¯ï¼ä»¥ä¸ã® (1)ã(4) ã®æ¡ä»¶ãï¼Free Software Foundation
|
---|
| 15 | * ã«ãã£ã¦å
|
---|
| 16 | ¬è¡¨ããã¦ãã GNU General Public License ã® Version 2 ã«è¨
|
---|
| 17 | * è¿°ããã¦ããæ¡ä»¶ãæºããå ´åã«éãï¼æ¬ã½ããã¦ã§ã¢ï¼æ¬ã½ããã¦ã§ã¢
|
---|
| 18 | * ãæ¹å¤ãããã®ãå«ãï¼ä»¥ä¸åãï¼ã使ç¨ã»è¤è£½ã»æ¹å¤ã»åé
|
---|
| 19 | å¸ï¼ä»¥ä¸ï¼
|
---|
| 20 | * å©ç¨ã¨å¼ã¶ï¼ãããã¨ãç¡åã§è¨±è«¾ããï¼
|
---|
| 21 | * (1) æ¬ã½ããã¦ã§ã¢ãã½ã¼ã¹ã³ã¼ãã®å½¢ã§å©ç¨ããå ´åã«ã¯ï¼ä¸è¨ã®èä½
|
---|
| 22 | * 権表示ï¼ãã®å©ç¨æ¡ä»¶ããã³ä¸è¨ã®ç¡ä¿è¨¼è¦å®ãï¼ãã®ã¾ã¾ã®å½¢ã§ã½ã¼
|
---|
| 23 | * ã¹ã³ã¼ãä¸ã«å«ã¾ãã¦ãããã¨ï¼
|
---|
| 24 | * (2) æ¬ã½ããã¦ã§ã¢ãï¼ã©ã¤ãã©ãªå½¢å¼ãªã©ï¼ä»ã®ã½ããã¦ã§ã¢éçºã«ä½¿
|
---|
| 25 | * ç¨ã§ããå½¢ã§åé
|
---|
| 26 | å¸ããå ´åã«ã¯ï¼åé
|
---|
| 27 | å¸ã«ä¼´ãããã¥ã¡ã³ãï¼å©ç¨
|
---|
| 28 | * è
|
---|
| 29 | ããã¥ã¢ã«ãªã©ï¼ã«ï¼ä¸è¨ã®èä½æ¨©è¡¨ç¤ºï¼ãã®å©ç¨æ¡ä»¶ããã³ä¸è¨
|
---|
| 30 | * ã®ç¡ä¿è¨¼è¦å®ãæ²è¼ãããã¨ï¼
|
---|
| 31 | * (3) æ¬ã½ããã¦ã§ã¢ãï¼æ©å¨ã«çµã¿è¾¼ããªã©ï¼ä»ã®ã½ããã¦ã§ã¢éçºã«ä½¿
|
---|
| 32 | * ç¨ã§ããªãå½¢ã§åé
|
---|
| 33 | å¸ããå ´åã«ã¯ï¼æ¬¡ã®ããããã®æ¡ä»¶ãæºããã
|
---|
| 34 | * ã¨ï¼
|
---|
| 35 | * (a) åé
|
---|
| 36 | å¸ã«ä¼´ãããã¥ã¡ã³ãï¼å©ç¨è
|
---|
| 37 | ããã¥ã¢ã«ãªã©ï¼ã«ï¼ä¸è¨ã®è
|
---|
| 38 | * ä½æ¨©è¡¨ç¤ºï¼ãã®å©ç¨æ¡ä»¶ããã³ä¸è¨ã®ç¡ä¿è¨¼è¦å®ãæ²è¼ãããã¨ï¼
|
---|
| 39 | * (b) åé
|
---|
| 40 | å¸ã®å½¢æ
|
---|
| 41 | ãï¼å¥ã«å®ããæ¹æ³ã«ãã£ã¦ï¼TOPPERSããã¸ã§ã¯ãã«
|
---|
| 42 | * å ±åãããã¨ï¼
|
---|
| 43 | * (4) æ¬ã½ããã¦ã§ã¢ã®å©ç¨ã«ããç´æ¥çã¾ãã¯éæ¥çã«çãããããªãæ
|
---|
| 44 | * 害ãããï¼ä¸è¨èä½æ¨©è
|
---|
| 45 | ããã³TOPPERSããã¸ã§ã¯ããå
|
---|
| 46 | 責ãããã¨ï¼
|
---|
| 47 | *
|
---|
| 48 | * æ¬ã½ããã¦ã§ã¢ã¯ï¼ç¡ä¿è¨¼ã§æä¾ããã¦ãããã®ã§ããï¼ä¸è¨èä½æ¨©è
|
---|
| 49 | ã
|
---|
| 50 | * ãã³TOPPERSããã¸ã§ã¯ãã¯ï¼æ¬ã½ããã¦ã§ã¢ã«é¢ãã¦ï¼ãã®é©ç¨å¯è½æ§ã
|
---|
| 51 | * å«ãã¦ï¼ãããªãä¿è¨¼ãè¡ããªãï¼ã¾ãï¼æ¬ã½ããã¦ã§ã¢ã®å©ç¨ã«ããç´
|
---|
| 52 | * æ¥çã¾ãã¯éæ¥çã«çãããããªãæ害ã«é¢ãã¦ãï¼ãã®è²¬ä»»ãè² ããªãï¼
|
---|
| 53 | *
|
---|
| 54 | */
|
---|
| 55 |
|
---|
| 56 | /*
|
---|
| 57 | * ã¿ã¼ã²ããã·ã¹ãã ä¾åã¢ã¸ã¥ã¼ã«ï¼CQ-FRK-NXP-ARMï¼
|
---|
| 58 | */
|
---|
| 59 |
|
---|
| 60 | #include "jsp_kernel.h"
|
---|
| 61 | #include <lpc2388.h>
|
---|
| 62 |
|
---|
| 63 | /*
|
---|
| 64 | * å²è¾¼ã¿ç¨ã®ãã¼ãã«
|
---|
| 65 | */
|
---|
| 66 | #define VICVectAddress ((volatile FP **)0xFFFFF100)
|
---|
| 67 |
|
---|
| 68 |
|
---|
| 69 |
|
---|
| 70 |
|
---|
| 71 | /*
|
---|
| 72 | * å²è¾¼ã¿é¢é£ã®åæå(LPC2388å
|
---|
| 73 | ±é)
|
---|
| 74 | */
|
---|
| 75 | void
|
---|
| 76 | init_IRQ()
|
---|
| 77 | {
|
---|
| 78 | int i;
|
---|
| 79 |
|
---|
| 80 | for( i=0; i<32; i++ )
|
---|
| 81 | VICVectAddress[i] = (volatile FP *)undef_interrupt;
|
---|
| 82 | }
|
---|
| 83 |
|
---|
| 84 | extern unsigned int __data_start;
|
---|
| 85 |
|
---|
| 86 | /*
|
---|
| 87 | * LPC2388ã®SRAMé åã«FLASHã®ãã¯ãã«ãã³ãã¼ãã
|
---|
| 88 | * ãªããããããLPC2388å
|
---|
| 89 | ±éã§å¿
|
---|
| 90 | è¦ã
|
---|
| 91 | */
|
---|
| 92 | void
|
---|
| 93 | init_vector()
|
---|
| 94 | {
|
---|
| 95 | unsigned char *flash, *sram;
|
---|
| 96 | int i;
|
---|
| 97 |
|
---|
| 98 | /* ROMåã³ã¼ãã¨SRAMä¸ã§åãã³ã¼ãã§ã¯ãä¾å¤ãã¯ãã«ã®æ±ããéãã
|
---|
| 99 | * ROMåããå ´åã¯ãSRAM REMAPã®åã«Flash ROMä¸ã®ä¾å¤ãã¯ãã«ã®å¤ã
|
---|
| 100 | * SRAMä¸ã®ãªãããé åã«ç§»ããªããã°ãªããªããä¸æ¹ãSRAMä¸ã§åä½ãã
|
---|
| 101 | * å ´åã¯ããªãããé åã¸ã¯ãããã¬ãåæå¤ãæ¸ãè¾¼ãã
|
---|
| 102 | * ãã®ããããªãããé åã®åæåæé ãå¿
|
---|
| 103 | è¦ãå¦ãã®å¤å¥ãè¡ããå¤å¥ã¯
|
---|
| 104 | * __data_startã®å¤ã使ãããã®å¤ã¯lpc2388_sram.ldã®ä¸ã§0ã«åæåãã¦
|
---|
| 105 | * ãããlpc2388.ldã®ä¸ã§ã¯éã¼ãã®ã¢ãã¬ã¹ã代å
|
---|
| 106 | ¥ãããããããã£ã¦ã
|
---|
| 107 | * ãªãããé åã®åæåã¯__data_startãéã¼ãã®ã¨ãã ãè¡ãã */
|
---|
| 108 | if ( __data_start != 0 )
|
---|
| 109 | {
|
---|
| 110 | flash =(unsigned char*) 0; /* FLASHã®å
|
---|
| 111 | é ã¢ãã¬ã¹ */
|
---|
| 112 | sram = (unsigned char*) 0x40000000; /* SRAMã®å
|
---|
| 113 | é ã¢ãã¬ã¹ */
|
---|
| 114 |
|
---|
| 115 | /* FLASHã®å
|
---|
| 116 | é 64ãã¤ããSRAMã«ã³ãã¼ */
|
---|
| 117 | for (i=0; i<64; i++)
|
---|
| 118 | {
|
---|
| 119 | *sram = *flash;
|
---|
| 120 | sram++;
|
---|
| 121 | flash++;
|
---|
| 122 | }
|
---|
| 123 | }
|
---|
| 124 | /* SRAM ããã¯ãã«ã¨ãªã¢ã«ãªããããã */
|
---|
| 125 | MEMMAP = 0x02;
|
---|
| 126 | }
|
---|
| 127 |
|
---|
| 128 | /*
|
---|
| 129 | * LPC2388ä¾åã®UARTåæåã«ã¼ãã³ãsys_putc()ç¨ã«uart0ãåæåããã
|
---|
| 130 | */
|
---|
| 131 | #define DLAB 0x80
|
---|
| 132 | void
|
---|
| 133 | init_uart0()
|
---|
| 134 | {
|
---|
| 135 | /*
|
---|
| 136 | * åå¨æ¯ã®è¨å®
|
---|
| 137 | */
|
---|
| 138 | /* Divisor Enable */
|
---|
| 139 | U0LCR |= DLAB;
|
---|
| 140 | U0DLL = UART0_DIVISOR & 0xFF ;
|
---|
| 141 | U0DLM = UART0_DIVISOR >> 8;
|
---|
| 142 | /* Divisor Disable */
|
---|
| 143 | U0LCR &= ~DLAB;
|
---|
| 144 |
|
---|
| 145 | /* ã¢ã¼ãè¨å®, ããªãã£ç¡ã 8bit data, 1 stop bit */
|
---|
| 146 | U0LCR = 0x03;
|
---|
| 147 |
|
---|
| 148 | /* å²è¾¼ã¿ç¦æ¢ */
|
---|
| 149 | U0IER = 0;
|
---|
| 150 | }
|
---|
| 151 |
|
---|
| 152 | /*
|
---|
| 153 | * ã·ã¹ãã çµäºããã¯ããã¡ã¼ã ã¦ã§ã¢ã«ã·ã¹ãã çµäºAPIããããªã
|
---|
| 154 | * ãããå¼ã¶ã¨ããã
|
---|
| 155 | */
|
---|
| 156 | void
|
---|
| 157 | sys_exit()
|
---|
| 158 | {
|
---|
| 159 | while(1)
|
---|
| 160 | ;
|
---|
| 161 | }
|
---|
| 162 |
|
---|
| 163 |
|
---|
| 164 |
|
---|
| 165 | /*
|
---|
| 166 | * ã¿ã¼ã²ããã·ã¹ãã ã®æååºåãsyslogã¿ã¹ã¯ãèµ·åããåã«ããªã³ããè¡ãããã®
|
---|
| 167 | * ã«ã¼ãã³ã§ãããå
|
---|
| 168 | é¨ã§ã¯ãã¼ãªã³ã°ãè¡ã£ã¦ãããLFè¨å·ãéããã¦ãããã
|
---|
| 169 | * CR LFã«å¤æãã¦ããªã³ããããsys_putcã¯ããã¤ã¹ãåæåããªãã
|
---|
| 170 | * åæåã¯kernel_start()ã®ä¸ã§çµãã£ã¦ããã¨ä»®å®ãã¦ããã
|
---|
| 171 | */
|
---|
| 172 |
|
---|
| 173 | void
|
---|
| 174 | sys_putc(char c)
|
---|
| 175 | {
|
---|
| 176 | if ( c== 0x0A ) /* ãã LF ãªãã° */
|
---|
| 177 | sys_putc( 0x0D ); /* CRãä¸æåéä¿¡ */
|
---|
| 178 |
|
---|
| 179 | while( !( U0LSR & (1<<5)) )
|
---|
| 180 | ; /* UART0 LSRã®THREã1ã«ãªãã¾ã§å¾
|
---|
| 181 | ã¤ã1ãªãã°éä¿¡ã¬ã¸ã¹ã¿ç©ºãã*/
|
---|
| 182 |
|
---|
| 183 | U0THR = c; /* ä¸æåéä¿¡ */
|
---|
| 184 | }
|
---|
| 185 |
|
---|
| 186 |
|
---|
| 187 | /*
|
---|
| 188 | * å²è¾¼ã¿ãã³ãã©ã®è¨å®
|
---|
| 189 | *
|
---|
| 190 | * å²è¾¼ã¿çªå· inhno ã®å²è¾¼ã¿ãã³ãã©ã®èµ·åçªå°ã inthdr ã«è¨å®ããï¼
|
---|
| 191 | * VICVectAddress[]ã¯ååã®ã¬ã¸ã¹ã¿åã«ãããããã¦ããããããã£ã¦ã
|
---|
| 192 | * define_inhãå¼ã¶ã¨ãVICVectAddressXã¬ã¸ã¹ã¿ãåæåãããã
|
---|
| 193 | */
|
---|
| 194 | void
|
---|
| 195 | define_inh(INHNO inhno, FP inthdr)
|
---|
| 196 | {
|
---|
| 197 | assert(inhno <= MAX_INT_NUM);
|
---|
| 198 | VICVectAddress[inhno] = (volatile FP*)inthdr;
|
---|
| 199 |
|
---|
| 200 | }
|
---|
| 201 |
|
---|
| 202 | /*
|
---|
| 203 | * æªå®ç¾©ã®å²è¾¼ã¿ãå
|
---|
| 204 | ¥ã£ãå ´åã®å¦ç
|
---|
| 205 | */
|
---|
| 206 | void
|
---|
| 207 | undef_interrupt(){
|
---|
| 208 | syslog(LOG_EMERG, "Unregistered Interrupt occurs.");
|
---|
| 209 | while(1);
|
---|
| 210 | }
|
---|
| 211 |
|
---|
| 212 |
|
---|
| 213 | /*
|
---|
| 214 | * å²ãè¾¼ã¿ã®ã¤ãã¼ãã«ããã£ã»ã¼ãã«
|
---|
| 215 | */
|
---|
| 216 | /*
|
---|
| 217 | * intnoã§ããããããå²ãè¾¼ã¿ããã£ã»ã¼ãã«ã«ãªãã
|
---|
| 218 | */
|
---|
| 219 | ER dis_int(INTNO intno)
|
---|
| 220 | {
|
---|
| 221 | if ( intno > MAX_INT_NUM )
|
---|
| 222 | return E_PAR;
|
---|
| 223 | VICIntEnClr = 1<<intno;
|
---|
| 224 | return 0;
|
---|
| 225 | }
|
---|
| 226 |
|
---|
| 227 | /*
|
---|
| 228 | * intnoã§ããããããå²ãè¾¼ã¿ãã¤ãã¼ãã«ã«ãªãã
|
---|
| 229 | */
|
---|
| 230 | ER ena_int(INTNO intno)
|
---|
| 231 | {
|
---|
| 232 | if ( intno > MAX_INT_NUM )
|
---|
| 233 | return E_PAR;
|
---|
| 234 | VICIntEnable = 1<<intno;
|
---|
| 235 | return 0;
|
---|
| 236 | }
|
---|
| 237 |
|
---|
| 238 | /*
|
---|
| 239 | * å²ãè¾¼ã¿ã¤ãã¼ãã«ãã¹ã¯ãæå®ããããã¹ã¯ã¯VICIntEnableã«ä»£å
|
---|
| 240 | ¥ããã
|
---|
| 241 | */
|
---|
| 242 | ER chg_ims(unsigned int enableMask)
|
---|
| 243 | {
|
---|
| 244 | VICIntEnClr = 0xFFFFFFFF;
|
---|
| 245 | VICIntEnable = enableMask;
|
---|
| 246 | return 0;
|
---|
| 247 | }
|
---|
| 248 |
|
---|
| 249 | /*
|
---|
| 250 | * å²ãè¾¼ã¿ã¤ãã¼ãã«ãã¹ã¯ãåå¾ã
|
---|
| 251 | */
|
---|
| 252 | ER get_ims(unsigned int *p_enableMask)
|
---|
| 253 | {
|
---|
| 254 | *p_enableMask = VICIntEnable;
|
---|
| 255 | return 0;
|
---|
| 256 | }
|
---|
| 257 |
|
---|
| 258 |
|
---|