[270] | 1 | /*******************************************************************************
|
---|
| 2 | * DISCLAIMER
|
---|
| 3 | * This software is supplied by Renesas Electronics Corporation and is only
|
---|
| 4 | * intended for use with Renesas products. No other uses are authorized. This
|
---|
| 5 | * software is owned by Renesas Electronics Corporation and is protected under
|
---|
| 6 | * all applicable laws, including copyright laws.
|
---|
| 7 | * THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES REGARDING
|
---|
| 8 | * THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT
|
---|
| 9 | * LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE
|
---|
| 10 | * AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.
|
---|
| 11 | * TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS
|
---|
| 12 | * ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE
|
---|
| 13 | * FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR
|
---|
| 14 | * ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS AFFILIATES HAVE
|
---|
| 15 | * BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
|
---|
| 16 | * Renesas reserves the right, without notice, to make changes to this software
|
---|
| 17 | * and to discontinue the availability of this software. By using this software,
|
---|
| 18 | * you agree to the additional terms and conditions found by accessing the
|
---|
| 19 | * following link:
|
---|
| 20 | * http://www.renesas.com/disclaimer*
|
---|
| 21 | * Copyright (C) 2013-2014 Renesas Electronics Corporation. All rights reserved.
|
---|
| 22 | *******************************************************************************/
|
---|
| 23 | /*******************************************************************************
|
---|
| 24 | * File Name : iodefine.h
|
---|
| 25 | * $Rev: $
|
---|
| 26 | * $Date:: $
|
---|
| 27 | * Description : Definition of I/O Register (V1.00a)
|
---|
| 28 | ******************************************************************************/
|
---|
| 29 | #ifndef R7S72100_IODEFINE_H
|
---|
| 30 | #define R7S72100_IODEFINE_H
|
---|
| 31 | #define IODEFINE_H_VERSION 100
|
---|
| 32 |
|
---|
| 33 | enum iodefine_byte_select_t
|
---|
| 34 | {
|
---|
| 35 | L = 0, H = 1,
|
---|
| 36 | LL= 0, LH = 1, HL = 2, HH = 3
|
---|
| 37 | };
|
---|
| 38 |
|
---|
| 39 | /***********************************************************************
|
---|
| 40 | <<< [iodefine_reg32_t] >>>
|
---|
| 41 | - Padding : sizeof(iodefine_reg32_t) == 4
|
---|
| 42 | - Alignment(Offset) : &UINT32==0, &UINT16[0]==0, &UINT16[1]==2
|
---|
| 43 | - &UINT8[0]==0, &UINT8[1]==1, &UINT8[2]==2, &UINT8[3]==3
|
---|
| 44 | - Endian : Independent (Same as CPU endian as register endian)
|
---|
| 45 | - Bit-Order : Independent
|
---|
| 46 | ************************************************************************/
|
---|
| 47 | /* ->MISRA 18.4 : Pack unpack union */ /* ->SEC M1.6.2 */
|
---|
| 48 | /* ->SEC M1.10.1 : Not magic number */
|
---|
| 49 | union iodefine_reg32_t
|
---|
| 50 | {
|
---|
| 51 | volatile uint32_t UINT32; /* 32-bit Access */
|
---|
| 52 | volatile uint16_t UINT16[2]; /* 16-bit Access */
|
---|
| 53 | volatile uint8_t UINT8[4]; /* 8-bit Access */
|
---|
| 54 | };
|
---|
| 55 | /* <-SEC M1.10.1 */
|
---|
| 56 | /* <-MISRA 18.4 */ /* <-SEC M1.6.2 */
|
---|
| 57 |
|
---|
| 58 | /***********************************************************************
|
---|
| 59 | <<< [iodefine_reg32_16_t] >>>
|
---|
| 60 | - Padding : sizeof(iodefine_reg32_16_t) == 4
|
---|
| 61 | - Alignment(Offset) : &UINT32==0, &UINT16[0]==0, &UINT16[1]==2
|
---|
| 62 | - Endian : Independent (Same as CPU endian as register endian)
|
---|
| 63 | - Bit-Order : Independent
|
---|
| 64 | ************************************************************************/
|
---|
| 65 | /* ->MISRA 18.4 : Pack unpack union */ /* ->SEC M1.6.2 */
|
---|
| 66 | /* ->SEC M1.10.1 : Not magic number */
|
---|
| 67 | union iodefine_reg32_16_t
|
---|
| 68 | {
|
---|
| 69 | volatile uint32_t UINT32; /* 32-bit Access */
|
---|
| 70 | volatile uint16_t UINT16[2]; /* 16-bit Access */
|
---|
| 71 | };
|
---|
| 72 | /* <-SEC M1.10.1 */
|
---|
| 73 | /* <-MISRA 18.4 */ /* <-SEC M1.6.2 */
|
---|
| 74 |
|
---|
| 75 | /***********************************************************************
|
---|
| 76 | <<< [iodefine_reg16_8_t] >>>
|
---|
| 77 | - Padding : sizeof(iodefine_reg16_8_t) == 2
|
---|
| 78 | - Alignment(Offset) : &UINT16==0, &UINT8[0]==0, &UINT8[1]==1
|
---|
| 79 | - Endian : Independent (Same as CPU endian as register endian)
|
---|
| 80 | - Bit-Order : Independent
|
---|
| 81 | ************************************************************************/
|
---|
| 82 | /* ->MISRA 18.4 : Pack unpack union */ /* ->SEC M1.6.2 */
|
---|
| 83 | /* ->SEC M1.10.1 : Not magic number */
|
---|
| 84 | union iodefine_reg16_8_t
|
---|
| 85 | {
|
---|
| 86 | volatile uint16_t UINT16; /* 16-bit Access */
|
---|
| 87 | volatile uint8_t UINT8[2]; /* 8-bit Access */
|
---|
| 88 | };
|
---|
| 89 | /* <-SEC M1.10.1 */
|
---|
| 90 | /* <-MISRA 18.4 */ /* <-SEC M1.6.2 */
|
---|
| 91 |
|
---|
| 92 |
|
---|
| 93 |
|
---|
| 94 |
|
---|
| 95 |
|
---|
| 96 |
|
---|
| 97 | #include "adc_iodefine.h" /* (V1.00a) */
|
---|
| 98 | #include "bsc_iodefine.h" /* (V1.00a) */
|
---|
| 99 | #include "ceu_iodefine.h" /* (V1.00a) */
|
---|
| 100 | #include "cpg_iodefine.h" /* (V1.00a) */
|
---|
| 101 | #include "disc_iodefine.h" /* (V1.00a) */
|
---|
| 102 | #include "dmac_iodefine.h" /* (V1.00a) */
|
---|
| 103 | #include "dvdec_iodefine.h" /* (V1.00a) */
|
---|
| 104 | #include "ether_iodefine.h" /* (V1.00a) */
|
---|
| 105 | #include "flctl_iodefine.h" /* (V1.00a) */
|
---|
| 106 | #include "gpio_iodefine.h" /* (V1.00a) */
|
---|
| 107 | #include "ieb_iodefine.h" /* (V1.00a) */
|
---|
| 108 | #include "inb_iodefine.h" /* (V1.00a) */
|
---|
| 109 | #include "intc_iodefine.h" /* (V1.00a) */
|
---|
| 110 | #include "irda_iodefine.h" /* (V1.00a) */
|
---|
| 111 | #include "jcu_iodefine.h" /* (V1.00a) */
|
---|
| 112 | #include "l2c_iodefine.h" /* (V1.00a) */
|
---|
| 113 | #include "lin_iodefine.h" /* (V1.00a) */
|
---|
| 114 | #include "lvds_iodefine.h" /* (V1.00a) */
|
---|
| 115 | #include "mlb_iodefine.h" /* (V1.00a) */
|
---|
| 116 | #include "mmc_iodefine.h" /* (V1.00a) */
|
---|
| 117 | #include "mtu2_iodefine.h" /* (V1.00a) */
|
---|
| 118 | #include "ostm_iodefine.h" /* (V1.00a) */
|
---|
| 119 | #include "pfv_iodefine.h" /* (V1.00a) */
|
---|
| 120 | #include "pwm_iodefine.h" /* (V1.00a) */
|
---|
| 121 | #include "riic_iodefine.h" /* (V1.00a) */
|
---|
| 122 | #include "romdec_iodefine.h" /* (V1.00a) */
|
---|
| 123 | #include "rscan0_iodefine.h" /* (V1.00a) */
|
---|
| 124 | #include "rspi_iodefine.h" /* (V1.00a) */
|
---|
| 125 | #include "rtc_iodefine.h" /* (V1.00a) */
|
---|
| 126 | #include "scif_iodefine.h" /* (V1.00a) */
|
---|
| 127 | #include "scim_iodefine.h" /* (V1.00a) */
|
---|
| 128 | #include "scux_iodefine.h" /* (V1.00a) */
|
---|
| 129 | #include "sdg_iodefine.h" /* (V1.00a) */
|
---|
| 130 | #include "spdif_iodefine.h" /* (V1.00a) */
|
---|
| 131 | #include "spibsc_iodefine.h" /* (V1.00a) */
|
---|
| 132 | #include "ssif_iodefine.h" /* (V1.00a) */
|
---|
| 133 | #include "usb20_iodefine.h" /* (V1.00a) */
|
---|
| 134 | #include "vdc5_iodefine.h" /* (V1.00a) */
|
---|
| 135 | #include "wdt_iodefine.h" /* (V1.00a) */
|
---|
| 136 | #endif
|
---|